Browse > Article

An Effective Multiple Transition Pattern Generation Method for Signal Integrity Test on Interconnections  

Kim, Yong-Joon (Department of Electrical and Electronic Engineering, Yonsei University)
Kang, Sung-Ho (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.10, 2008 , pp. 39-44 More about this Journal
Abstract
Scan architecture is very effective design-for-testability technique that is widely used for high testability, however, it requires so much test time due to test vector shifting time. In this paper, an efficient scan test method is presented that is based on the Illinois scan architecture. The proposed method maximizes the common input effect via a scan chain selection scheme. Experimental results show the proposed method requires very short test time and small data volume by increasing the efficiency of common input effect.
Keywords
Scan testing; Illinois scan architecture; Design-for-testability;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. Hiraide, K. O. Boateng, H. Konishi, K. Itaya, M. Emori, and H. Yamanaka, "BIST-Aided Scan Test - A New Method for Test Cost Reduction," Proceedings of VLSI Test Symposium, pp. 359-364, Apr. 2003
2 F. F. Hsu, K. M. Butler, and J. H. Patel, "A Case Study on the Implementation of the Illinois Scan Architecture," Proceedings of International Test Conference, pp. 538-547, 2001
3 H. F. Ko, and N. Nicolici, "Functional Illinois Scan Design at RTL,"Proceedings of International Conference on Computer Design, pp. 78-81, Oct. 2004
4 A. R. Pandey, and J. H. Patel, "Reconfiguration Technique for Reducing Test Time and Test Data Volume in Illinois Scan Architecture Based Designs," Proceedings of the VLSI Test Symposium, pp. 9-15, 2002
5 A. Al-Yamani, N. Devta-Prasanna, M. Grinchuk, and A. Gunda, "Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration," Transactions on Computer- Aided Design of Integrated Circuits and Systems, vol. 26, No. 5, pp. 907-918, May, 2007   DOI   ScienceOn
6 Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits, M. L. Bushnell,and V. D. Agrawal, Kluwer Academic Publishers, 2000
7 I. Hamzaoglue, and J. Patel, "Reducing Test Application Time for Full Scan Embedded Cores," Proceedings of International Symposium on Fault Tolerant Computing, pp. 260-267, 1999
8 B. Arslan, and A. Orailoglu, "Extending the Applicability of Parallel-Serial Scan Designs," Proceedings of International Conference on Computer Design, pp. 200-203, Oct. 2004
9 TetraMax Reference Manual. Release 2004. 12, Synopsys Inc., Mountain View, CA, 2001