Browse > Article

Implementation of a 3D Graphics Hardwired T&L Accelerator based on a SoC Platform for a Mobile System  

Lee, Kwang-Yeob (Dept. of Computer Engineering Seokyeong Univ.)
Koo, Yong-Seo (Dept. of Electronic Engineering Seokyeong Univ.)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.44, no.9, 2007 , pp. 59-70 More about this Journal
Abstract
In this paper, we proposed an effective T&L(Transform & Lighting) Processor architecture for a real time 3D graphics acceleration SoC(System on a Chip) in a mobile system. We designed Floating point arithmetic IPs for a T&L processor. And we verified IPs using a SoC Platform. Designed T&L Processor consists of 24 bit floating point data format and 16 bit fixed point data format, and supports the pipeline keeping the balance between Transform process and Lighting process using a parallel computation of 3D graphics. The delay of pipeline processing only Transform operation is almost same as the delay processing both Transform operation and Lighting operation. Designed T&L Processor is implemented and verified using a SoC Platform. The T&L Processor operates at 80MHz frequency in Xilinx-Virtex4 FPGA. The processing speed is measured at the rate of 20M Vertexes/sec.
Keywords
3D Graphics accelerator; T&L Processor; SoC Platform;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Udo Flohr, '3-D for Everyone,' Byte, pp.76-88, Oct. 1996
2 Jun-Hee Lee 'Exploiting Parallelism of 3D Graphics Geometry using VLIW Geometry Processor,' KAIST, Master Thesis, 1999
3 P. Hung, H. Fahmy, O. Mencer and M.]. Flynn, 'Fast division algorithm with a small lookup table,' Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems and Computers, Vol. 2, pp. 1465 -1468, May 1999
4 nVidia, 'Transform, lighting and rasterization system embodied on a single semiconductor platform,' nVidia Patent, Dec. 1999
5 nVidia, 'Technical briefs: An in-depth look at Geforce3 features,' nVidia Corporation, http://www.nvidia.com/Products/GeForce3.nsf/tec hnical.html
6 David H. Eberly, '3D Game Engine Design,' Morgan Kaufmann, May, 2001
7 Cheol-Ho Jeong, 'Design of an Effective Control and Execution Method for Geometry Engines and Rasterizers within Embedded 3D Graphics Accelerators,' Yonsei Univ., PhD Thesis, 2003
8 J. C. Jeong, W. C. Park, W. Jeong, T. D. Han, M. K Lee 'A Cost-Effective Pipelined Divider with a Small Lookup Table', IEEE Transactions on Computers, 2004 , pp489-495
9 C. B. Harell, F. Fouladi, 'Graphics Rendering Architecture for a High Performance Desktop Workstation,' Proceeding of SIGGRAPH '93, pp. 93-99, 1993
10 L. Garber, 'The wild world of 3D graphics chips,' IEEE Computer, vol. 33, no. 9, pp. 12-16, Sep. 2000
11 Israel Koren, 'Computer Arithmetic Algorithms,' John Wiley & Sons. Inc, pp. 35-40, 1978
12 Behrooz Parhami, 'Computer Arithmetic Algorithms and Hardware Design,' Oxford University Press, pp. 128-211, 2000
13 Won-Suk Kim, 'The Implementation of Geometry Accelerator Simulator for 3D Graphic Accelerator Hardware Design,' Yonsei Univ., Master Thesis, 2003
14 N. Trevett, 'GLINT Gamma: A 3D Geometry and Lighting Processor for the PC,' Proceeding Notebook for HOT Chips IX, pp. 235-246, 1997
15 Asger Munk Nielsen, David W.Matula, C.N.Lyu, and Guy Even, 'An IEEE compliant floating-point adder that conforms with the pipelined Packet-Forwarding Paradigm,' IEEE Transactions on Computers, vol.49, no.1, January 2000
16 IEEE Std 754-1985, 'IEEE standard for binary floating-point arithmetic,' IEEE, 1985