1 |
D. Kehrer, and H.D. Wohlmuth and H. Knapp and M. Wurzer and A.L. Scholtz, '40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS' ISSCC, Digest of Technical Papers, pp. 344-345, 2003
|
2 |
R. Mohanavelu and P. Heydari, 'A Novel Ultra High-speed Flip-flop-Based Frequency Divider Circuits and Systems' Proceedings of the 2004 International Symposium, vol. 4, pp. 169-172, May 2004
|
3 |
A. M. Niknejad and R.G. Meyer, 'Analysis, design, and optimization of spiral inductors and transformers for Si RFICs' Solid-State Circuits, IEEE Journal, vol. 33, no 10, pp. 1470-1481, Oct. 1998
DOI
ScienceOn
|
4 |
R. Jacob Baker, 'CMOS Circuit Design, Layout, and Simulation' 2nd Ed, Wiley-Interscience, pp. 317-320, 2005
|
5 |
A. Maxim, 'A 3.3V 10Gb/s SiGe limiting transimpedance amplifier using a pseudo differential input and a limiting Cherry-Hooper stage' Radio Frequency Integrated Circuits (RFIC) Symposium, 2005. Digest of Papers. 2005 IEEE, pp. 313 - 316, June 2005
|
6 |
A. Telli and I.E. Demir and M. Askar, 'Practical performance of planar spiral inductors' ICECS 2004. Proceedings of the 2004 11th IEEE International Conference, pp. 487-490, Dec. 2004
|
7 |
T. Yamamoto and M. Horinaka and D. Yamazaki and H. Nomura and K. Hashimoto and H. Onodera, 'A 43Gb/s 2:1 selector IC in 90nm CMOS technology' Solid-State Circuits Conference, 2004. Digest of Technical Papers. 2004 IEEE, pp. 238-239, Feb. 2004
|