1 |
R. Henning and C. Chakrabarti, 'An approach for adaptively approximating the Viterbi algorithm to reduce power consumption while decoding convolutional codes,' IEEE Trans. Signal Processing, Vol. 52, no. 5, pp. 1443-1451, May 2004
DOI
ScienceOn
|
2 |
J. B. Anderson and S. Mohan, 'Sequential coding algorithms: A survey and cost analysis,' IEEE Trans. Commun., Vol. 32, pp. 169-176, Feb. 1984
DOI
|
3 |
Chi-Ying Tsui et. al., 'Low Power ACS Unit Design for the Viterbi Decoder,' ISCAS-99, pp. 137-140
|
4 |
S. J. Simmons, 'Breadth-first trellis decoding with adaptive effort,' IEEE Trans. Commun., Vol. 38, pp. 3-12, Jan. 1990
DOI
ScienceOn
|
5 |
I. Kang and A. N. Willson Jr., 'Low-power Viterbi decoder for CDMA mobile terminals,' IEEE J. Solid-State Circuits, Vol. 33, pp. 473-482, Mar. 1998
DOI
ScienceOn
|
6 |
Ghoneima M., Sharaf K., Ragai H.F., El-Halim Zekry, 'Low power units for the Viterbi decoder,' the 43rd IEEE Midwest Symposium on Circuits and Systems, Vol. pp.412-415, August, 2000
|
7 |
Fei Sun and Tong Zhang, 'Parallel High-Throughput Limited Search Trellis Decoder VLSI Desigin,' IEEE Trans. Very Large Scale Integr.(VLSI) Syst., Vol. 13, no. 9, Sept 2005
|
8 |
Andrew J. Viterbi, 'Error bounds for convolutional codes and an asymptotically optimum decoding algorithm,' IEEE Trans. Inform. Theory, Vol. IT-13, pp. 260-269, April 1967
|
9 |
Stephen B. Wicker, Error control systems for digital communication and storage, Prentice Hall, Inc,. 1995
|
10 |
M. A. Bree, D. E. Dodds, 'A Bit-Serial Architecture for a VLSI Viterbi Processor,' Conference Proc, WESCANEX 88, Digital Commun, pp.72-77, May 12, 1988
|
11 |
Kevin Page, Paul M. Chau, 'Improved Architectures for the Add-Compare-Select Operation in Long Constraint Length Viterbi Decoding,' IEEE J. Solid-State Circuits, Vol. 33, No. 1, Jan 1998
|