1 |
R. D. Barnes, J. W. Sias, E. M. Nystrom, S. J. Patel, J. Navarro, and W.W Hwu, 'Beating in-order stalls with 'flea-flicker' two-pass pipelining,' IEEE Transactions on Computers,Vol. 55, Issue 1, pp. 18-33, Jan. 2006
DOI
|
2 |
O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, 'Runahead execution: an effective alternative to large instruction windows,' IEEE Transaction on Micro, Vol. 23, Issue. 6, pp. 20-25, Nov. 2003
DOI
ScienceOn
|
3 |
D. Burger, and T. Austin, 'The Simplescalar Tool Set, Version 2.0,' Technical Report CS-TR97-1342, Univ. of Wisconsin, Madison, June. 1997
|
4 |
L. Hammond, M. Willey, and K.Olukotun, 'Data Speculation Support for a Chip Multiprocessor,' Proc. 8th ACM Conf. Architectural Support for Programming Languages and Operating Systems, San Jose, California, Oct. 1998
|
5 |
B. A. Nayfeh, and K. Olukotun, 'A single-chip multiprocessor,' IEEE Transaction on Computer, Vol.30, Issue 9, pp. 79-85, Sept. 1997
DOI
ScienceOn
|
6 |
I. Ganusov, and M. Burtscher, 'Future execution: A Hardware Prefetching Technique for Chip Multiprocessors,' Proc. 14th Int'l Conf. Parallel Architectures and Compilation Techniques, pp. 350-360, Sept. 2005
|
7 |
A. K. Uht, V. Sindagi, and K. Hall, 'Disjoint eager execution: an optimal form of speculativeexecution,' Proc. 28th Int'l Symp. Microarchitecture, pp. 313-325, Dec. 1995
|
8 |
J. Hennessy, and D. Patterson, Computer Architecture : A quantitative Approach, 3rd edition, Morgan Kaufmann, pp. 172-209, 2002
|
9 |
W. S. Lee, J. J. Kim, J. C. Lee, and S. B. Choi, 'Flying Interrupt: A Fast Way to Execute Interrupt Service Routines Using Simultaneous Subordinate Microthreading,' International Technical Conference on Circuits/Systems, Computers and Communications, Sendai/Matsushima, Japan, July 2004
|
10 |
S. J. Eggers, J. S. Emer, H. M. Leby, J. L. Lo, R. L. Stamm, and D. M. Tullsen, 'Simultaneous multithreading: a platform for next-generation processors,' IEEE Transaction on Micro, Vol.17, Issue 5, pp. 12-19, Sept. 1997
DOI
ScienceOn
|
11 |
K. Olukotun et al., 'The Case for a Single Chip Multiprocessor,' Proc. 7th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, pp. 2-11, New York, 1996
|