Browse > Article

Design of digital decimation filter for sigma-delta A/D converters  

Byun, San-Ho (Hanyang University, Dep. of Electrical and Computer Engineering)
Ryu, Seong-Young (Hanyang University, Dep. of Electrical and Computer Engineering)
Choi, Young-Kil (Hanyang University, Dep. of Electrical and Computer Engineering)
Roh, Hyung-Dong (Hanyang University, Dep. of Electrical and Computer Engineering)
Nam, Hyun-Seok (Hanyang University, Dep. of Electrical and Computer Engineering)
Roh, Jeong-Jin (Hanyang University, Dep. of Electrical and Computer Engineering)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.44, no.2, 2007 , pp. 34-45 More about this Journal
Abstract
Digital decimation filter is inevitable in oversampled sigma-delta A/D converters for the sake of reducing the oversampled rate to Nyquist rate. This paper presented a Verilog-HDL design and implementation of an area-efficient digital decimation filter that provides time-to-market advantage for sigma-delta analog-to-digital converters. The digital decimation filter consists of CIC(cascaded integrator-comb) filter and two cascaded half-band FIR filters. A CSD(canonical signed digit) representation of filter coefficients is used to minimize area and reduce in hardware complexity of multiplication arithmetic. Coefficient multiplications are implemented by using shifters and adders. This three-stage decimation filter is fabricated in $0.25-{\mu}m$ CMOS technology and incorporates $1.36mm^2$ of active area, shows 4.4 mW power consumption at clock rate of 2.8224 MHz. Measured results show that this digital decimation filter is suitable for digital audio decimation filters.
Keywords
CIC filter; CSD; decimation filter; audio codec; FIR filter; sigma-delta ADC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 I. Fujimori, K. Koyama, D. Trager, F. Tam, and L. Longo, 'A 5-V single-chip delta-sigma audio A/D converter with 111dB dynamic range,' IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 329-336, March 1997   DOI   ScienceOn
2 J. Candy, 'Decimation for sigma delta modulation,' IEEE Trans. Commun., vol. COM-34, pp. 72-76, January 1986   DOI
3 U. Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays. Second Edition, Springer, 2004
4 F. J. Harris, Multirate signal processing for communications systems. New Jersey: Prentice Hall, 2004
5 J. G. Proakis, D. G. Manolakis, Digital Signal Processing Principles, Algorithms, and Applications. Third Edition, New Jersey: Prentice Hall, 1996
6 R. M. Hewlitt, E. S. Swartzlander, Jr., 'Canonical signed digit representation for digital filters,' IEEE Workshop on Signal Processing Systems, SiPS 2000, pp. 416-426, October. 2000   DOI
7 E. B. Hogenauer, 'An Economical class of Digital Filters for Decimation and Interpolation,' IEEE Trans., Acoust., Speech, Signal Processing, vol. ASSP-29, No. 2, pp. 155-162, April. 1981   DOI
8 D. J. Goodman and M. J. Carey, 'Nine digital filters for decimation and interpolation,' IEEE Trans., Acoust., Speech, Signal Processing, vol. ASSP-25, pp. 121-126, April. 1977
9 R. E. Crochiere and L. R. Rabiner, Multi-rate digital signal processing. Englewood Cliffs, New Jersey: Prentice-Hall, 1983
10 D. A. Johns and K. Martin, Analog Integrated Circuit Design. John Wiley & Sons, 1997
11 B. P. Brandt and B. A. Wooley, 'A low-power, area-efficient digital filter for decimation and interpolation,' IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 679-687, June 1994   DOI   ScienceOn