A 5.4Gb/s Clock and Data Recovery Circuit for Graphic DRAM Interface |
Kim, Young-Ran
(Department of Information Electronics Engineering, Ewha Womans University)
Kim, Kyung-Ae (ISD IAE Team, Magnachip Semiconductor Ltd) Lee, Seung-Jun (Department of Information Electronics Engineering, Ewha Womans University) Park, Sung-Min (Department of Information Electronics Engineering, Ewha Womans University) |
1 | K. Kim, Y. Kim, S. M. Park, and S. Lee, 'High speed memory interface를 위한 5Gbps 클럭/데이터 복원회로 설계', SoC 학술대회, May 2006 |
2 | B. Razavi, 'Challenges in the Design of High-Speed Clock and Data Recovery Circuits', IEEE Communications Magazine, pp.94-101, 2002 DOI ScienceOn |
3 | J. Savoj and B. Razavi, '10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector', IEEE J. of Solid-Sate Circuits, Vol. 36, No. 5, pp. 761-768, May 2001 DOI ScienceOn |
4 | S. -J. Song, J. Lee, S. M. Park, and H. ?.J. Yoo 'A 4-Gb/s Clock and Data Recovery Circuit Using Four-Phase 1/8-Rate Clock', IEEE J. of Solid-State Circuits, Vol. 38, pp. 1213-1219, 2003 DOI ScienceOn |