1 |
M. Hiraki, et al, 'Data-Dependent Logic Swing Internal Bus Architecture for Ultra low-Power LSI's,' IEEE Journal of Solid-State Circuits Conference, vol. 30, pp. 397-402, Apr. 1995
DOI
ScienceOn
|
2 |
Byung-Do Yang and Lee-Sup Kim, 'A Low Power Charge Recycling ROM Architecture,' IEEE Transactions on Very Large Scale Integration Systems, vol. 11, pp. 590-600, Aug. 2003
DOI
ScienceOn
|
3 |
Byung-Do Yang and Lee-Sup Kim, 'A Low-Power ROM using Charge Recycling and Charge-sharing,' IEEE International Solid-State Circuits Conference, pp. 108-109, 2002
|
4 |
Byung-Do Yang and Lee-Sup Kim, 'A Low Power ROM using Charge Recycling and Charge-sharing Techniques,' IEEE Journal of Solid-State Circuits, vol. 38, pp. 641-653, Apr. 2003
DOI
ScienceOn
|
5 |
Byung-Do Yang and Lee-Sup Kim, 'Low power charge-sharing ROM using dummy bit lines,' Electronics letters, vol. 39, pp.1041-1042, July 2003
DOI
ScienceOn
|
6 |
R. Sasagawa, I. Fukushi, M. Hamaminato, S. Kawashima, 'High-speed Cascode Sensing Scheme for 1.0V Contact-programming Mask ROM,' Symposium on VLSI Circuits, pp. 95-96, 1999
DOI
|
7 |
M. M. Khellah, M. I. Elmasry, 'Low-Power Design of High-Capacitive CMOS Circuits Using a New Charge-sharing Scheme,' IEEE International Solid-State Circuits Conference, pp. 286-287, 1999
DOI
|
8 |
Edwin de Angel, Earl E. Swartzlander, Jr. 'Survey of Low Power Techniques for ROMs,' International Symposium on Low Power Electronics and Design, pp. 7-11, 1997
|