Browse > Article

Low Power Dual-Level LVDS Technique using Current Source Switching  

Kim, Ki-Sun (Dept. of Computer and Communication Engineering and Research Institute for Computer and Information Communication, Chungbuk National University)
Kim, Doo-Hwan (Dept. of Computer and Communication Engineering and Research Institute for Computer and Information Communication, Chungbuk National University)
Cho, Kyoung-Rok (Dept. of Computer and Communication Engineering and Research Institute for Computer and Information Communication, Chungbuk National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.44, no.1, 2007 , pp. 59-67 More about this Journal
Abstract
This paper presents a low power dual-level low voltage differential signaling (DLVDS) technique using current source switching for LCD driver ICs in portable products. The transmitter makes dual level signal that has two different level signal 400mVpp and 250mVpp while keeping the advantages of LVDS. The decoding circuit recovers the primary signal from DLVDS. The low power DLVDS is implemented using a $0.25{\mu}m$ CMOS process under 2.5V supply. The proposed circuit shows 800Mbps/2-line data rate and 9mW, 11.5mW power consumptions in transmitter and receiver, respectively. The proposed DLVDS scheme reduce power consumption dramatically compare with conventional one.
Keywords
LVDS;
Citations & Related Records
연도 인용수 순위
  • Reference
1 B. Nikolic, V.G. Oklobdzija, V. Stojanovic, Wenyan Jia, and James Kar-Shing Chiu, 'Improved sense-amplifier-based flip-flop: design and measurements,' IEEE J. Solid-State Circuits, vol. 35, pp. 876-884, June 2000   DOI   ScienceOn
2 M Chen, J Silva-Martinez, M Nix, and M E. Robinson 'Low-Voltage Low-Power LVDS Drivers' IEEE J. Solid-State Circuits, vol. 40, pp 472-479, Feb. 2005   DOI   ScienceOn
3 IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 1596.3 SCI-LVDS Standard, IEEE Std. 1596.3, 1996
4 Electrical characteristics of low-voltage differential-signaling (LVDS) interface circuits, TIA/EIA-644, National Semiconductor Corp., ANSI/TIA/EIA, 1996
5 F. Hatori, S. Kousai, and Y. Unekawa, 'Shared data line technique for doubling the data transfer rate per pin of differential interfaces,' in Proc. CICC 2001, pp.501 504, 2001   DOI
6 A. Boni, A. Pierazzi, and D. Vecchi, 'LVDS I/O interface for Gb/s-per-pin operation in $0.35-{\mu}m$. CMOS,' IEEE J. Solid-State Circuits, vol. 36, pp.706-711, Apr. 2001   DOI   ScienceOn
7 D.H. Kim, S.H. Yang, and K.R. Cho, 'Dual-level LVDS technique for reducing the transmission lines by half of LCD driver IC,' in Proc. ESSCIRC2003, pp. 319-322, 2003   DOI