1 |
R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, 2nd Edition Wiley-Interscience, 2005
|
2 |
A. Katoch, M. Meijer, and Jain, S.K., 'Active noise cancellation using aggressor-aware clamping circuit for robust on-chip communication,' Proc. VLSI Design 2005, pp. 325 - 329, Jan. 2005
DOI
|
3 |
W.J. Bainbridge, and S.B. Furber, 'Asynchronous macrocell interconnect using MARBLE,' Proc. ASYNC'98, pp. 122 - 132, March 1998
DOI
|
4 |
T. Felicijan, and S.B. Furber, 'An asynchronous ternary logic signaling system,' IEEE trans. On VLSI, vol. 11, no. 6, pp. 1114 - 1119. Dec. 2004
DOI
ScienceOn
|
5 |
N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, MA: Addison-Wesley, 1994
|
6 |
R. Mariani, R. Roncella, R. Saletti, and P. Terreni, 'On the realization of delayinsensitive asynchronous circuit with CMOS ternary logic,' Proc. ASYNC'97, pp. 54 - 62, April 1997
|
7 |
W. J. Bainbridge, and S. B. Furber, 'Delay insensitive system-on-chip interconnect using 1-of-4 data encoding,' Proc. ASYNC'01, pp. 118 - 126, March 2001
DOI
|
8 |
P. Balla and A. Antoniou, 'Low power dissipation MOS ternary logic family,' IEEE Journal of Solid-State Circuits, vol. 19, pp. 739 749, Oct. 1984
|
9 |
D. M. Chapiro. Globally-asynchronous locallysynchronous systems. Ph.D thesis, Stanford University, 1984
|
10 |
W.J. Dally and J. Poulton, Digital Systems Engineering., Cambridge Univ. Press, 1998
|
11 |
S. Hauck, 'Asynchronous design methodologies: an overview,' Proc. the IEEE, vol. 83, no. 1, pp. 69 - 93, Jan. 1995
DOI
ScienceOn
|
12 |
J. Sparsø and S.B. Furber, Prinsiples of Asynchronous Circuit Design, Kluwer Academic Publishers, 2001
|
13 |
A. Lines, 'Asynchronous interconnect for synchronous SoC design,' IEEE Micro, Vol. 24, No. 1, pp. 32-41, Jan. - Fab. 2004
DOI
ScienceOn
|