1 |
J. -T. Wu and K. -L. Chang, 'MOS charge pumps for low-voltage operation,' IEEE J. Solid-State Circuits, Vol. 33, No. 4, pp. 592-597, Apr. 1998
DOI
ScienceOn
|
2 |
R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, 'Power efficient charge pump in deep submicron standard CMOS technology,' IEEE J. Solid-State Circuits, Vol. 38, No. 6, pp. 1068-1071, June 2003
DOI
ScienceOn
|
3 |
H. Morimura and N. Shibata, 'A step-down boosted-wordline scheme for 1-V batteryoperated fast SRAM's,' IEEE J. Solid-State Circuits, Vol. 33, No. 8, pp. 1220-1227, Aug. 1998
DOI
ScienceOn
|
4 |
M. Yamaoka, K. Osada, and K. Ishibashi, '0.4-V logic-library-friendly SRAM array using rectangular-diffusion cell and delta-boostedarray voltage scheme,' IEEE J. Solid-State Circuits, Vol. 39, No. 6, pp. 934-940, June 2004
DOI
ScienceOn
|
5 |
T. Tanzawa and S. Atsumi, 'Optimization of word-line booster circuits for low-voltage flash memories,' IEEE J. Solid-State Circuits, Vol. 34, No. 8, pp. 1091-1098, Aug. 1999
DOI
ScienceOn
|
6 |
K. Ishibashi, K. -I. Takasugi, T. Yamanaka, T. Hashimoto, and K. Sasaki, 'A 1-V TFT-load SRAM using a two-step word-voltage method,' IEEE J. Solid-State Circuits, Vol. 27, No. 11, pp. 1519-1524, Nov. 1992
DOI
ScienceOn
|
7 |
International Technology Roadmap for Semiconductors, Overview and Summaries, 2004 Update
|
8 |
International Technology Roadmap for Semiconductors, System Drivers, 2001 Edition
|
9 |
E. Seevinck, F. J. List, and J. Lohstroh, 'Static-noise margin analysis of MOS SRAM cells,' IEEE J. Solid-State Circuits, Vol. SC-22, No. 5, pp. 748-754, Oct. 1987
DOI
|