Browse > Article

Design of an 1.8V 6-bit 1GS/s 60mW CMOS A/D Converter Using Folding-Interpolation Technique  

Jung, Min-Ho (Dept. of Semiconductor Science, Dongguk University)
Moon, Jun-Ho (Dept. of Semiconductor Science, Dongguk University)
Hwang, Sang-Hoon (Dept. of Semiconductor Science, Dongguk University)
Song, Min-Kyu (Dept. of Semiconductor Science, Dongguk University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.44, no.11, 2007 , pp. 74-81 More about this Journal
Abstract
In this paper, CMOS analog-to-digital converter (ADC) with a 6-bit 1GSPS at 1.8V is described. The architecture of the proposed ADC is based on a folding type ADC using resistive interpolation technique for low power consumption. To reduce the power consumption, a folder reduction technique to decrease the number of folding blocks (NFB) by half of the conventional ones is proposed. further, a novel layout technique is introduced for compact area. With the clock speed of 1GSPS, the ADC achieves an effective resolution bandwidth (ERBW) of 500MHz, while consuming only 60mW of power. The measured INL and DNL were within $\pm$0.5 LSB, $\pm$0.7 LSB, respectively. The measured SNR was 34.1dB, when the Fin=100MHz at Fs=300MHz. The active chip occupies an area of 0.27$mm^2$ in 0.18um CMOS technology.
Keywords
Folding Interpolation Architecture; Folder Reduction Circuit;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Koen Uyttenhove and Michiel S. J. Steyaert, 'A 1.8-V 6-Bit 1.3-GHz Flash ADC in $0.25-{\mu}m$ CMOS' IEEE Journal of Solid-State Circuits, Vol.38, No.7, July 2003
2 Koen Uyttenhove and Michiel S. J. Steyaert, 'A 1.8-V 6-Bit 1.3-GHz Flash ADC in $0.25-{\mu}m$ CMOS' IEEE Journal of Solid-State Circuits, Vol.38, No.7, July 2003
3 문준호, 황상훈, 송민규, '저 전력 Folding -Interpolation 기법을 적용한 1.8V 6-bit 100MS/s 5mW CMOS A/D 변환기의 설계' 대한전자공학회 논문지, 제 43권 SD편 제8호, pp. 19-26, 2006 년 8월   과학기술학회마을
4 Ding-Lan Shen and Tai-Cheng Lee, 'A 6-bit 800MS/s Pipelined A/D Converter with Open-loop Amplifier' Symposium on VLSI Technology/ Circuits pp. 168-169. 2006
5 Peter .VorenKamp and R.Roovers 'A 12-b 60-MSample/s Cascaded Folding and Interpolation ADC', IEEE J. Solid-State Circuits, vol. 32. 12 1876-1886. Dec. 1997   DOI   ScienceOn
6 R. Plassche and P. Baltus, 'An 8-bit 100-MHz Full-Nyquist Analog-to-Digital Converter', IEEE J, Solid-State Circuits, vol. 23, n0. 6, pp. 1334-1344, DEC. 1988   DOI   ScienceOn
7 Hui Pan and Asad A. Abidi, 'Signal folding in A/D Converters', IEEE Transactions on Circuits and Systems I: Regular Papers, Volume 51, Issue 1, Jan 2004 Page(s): 3 - 14   DOI
8 R.Grift. I. Rutten and M. Veen, 'An 8-bit Video ADC Incorporation Folding and Interpolation Technique', IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 994-953. Dec. 1987
9 Koichi Ono, Hirotaka Shimizu, Junko Ogawa, Masashi Takeda and Motoyasu Yano, 'A 6bit 400Msps 70mW ADC Using Interpolation Parallel Scheme' IEEE Symposium On VLSI Circuits Digest of Technical Papers 2002
10 Rudy van de Plassche, 'CMOS Integrated Analog-to-Digital and Digital-Analog Converter', Kluwer Academic Publishers, pp 128-130, 2003
11 Kitoshi Makigawa, Koichi Ono, Takeshi Ohkawa, Kouji Matsuura and Masahito Segami, 'A 7bit 800MS/s 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme' Symposium on VLSI Technology/ Circuits, pp. 172-173