Browse > Article

Wideband Multi-bit Continuous-Time $\Sigma\Delta$ Modulator with Adaptive Quantization Level  

Lee, Hee-Bum (School of Electrical Engineering and Computer Science, Seoul National University)
Shin, Woo-Yeol (School of Electrical Engineering and Computer Science, Seoul National University)
Lee, Hyun-Joong (School of Electrical Engineering and Computer Science, Seoul National University)
Kim, Suh-Wan (School of Electrical Engineering and Computer Science, Seoul National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.44, no.11, 2007 , pp. 1-8 More about this Journal
Abstract
A wideband continuous-time sigma delta modulator for wireless application is implemented in 130nm CMOS. The SNR for small input signal is improved using a proposed adaptive quantizer which can effectively scale the quantization level. The modulator comprises a second-order loop filter for low power consumption, 4-bit quantizer and DAC for low jitter sensitivity and high linearity. Designed circuit achieves peak SNR of 51.36B with 10MHz signal Bandwidth and 320MHz sampling frequency dissipating 30mW.
Keywords
sigma-delta modulator; continuous-time; adaptive quantizer; multi-bit;
Citations & Related Records
연도 인용수 순위
  • Reference
1 R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. New York: IEEE Press, 2005
2 R. Adams, 'Design and Implementation of an Audio 18-bit Analog-to-Digital Converter Using Oversampling Techniques,' J. Audio Eng. Society, pp. 153-166, Mar 1986
3 S. Yan, E. Sanchez-Sinencio, 'A Continuous- Time ${\Delta}{\Sigma}$ Modulator With 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth,' IEEE J. Solid-State Circuit, vol. 39, no. 1, pp. 75-86, Jan 2004   DOI   ScienceOn
4 J. Arias, P. Kiss, V. Prodanov, V. Boccuzzi, M. Banu, D. Bisdal, J. S. Pablo, L. Quintanilla and J. Barbolla, 'A 32-mW 320-MHz Continuous- Time Complex Delta-Sigma ADC for Multi- Mode Wireless-LAN Receiver,' IEEE J. Solid-State Circuit, vol. 41, no. 2, pp. 339-351, Feb 2006   DOI   ScienceOn
5 R. T. Baird and T. S. Fiez, 'Improved ${\Delta}{\Sigma}$ DAC linearity using data weighted averaging,' Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, vol. 1, pp. 13-16, May 1995