Browse > Article

MPSoC Design Space Exploration Based on Static Analysis of Process Network Model  

Ahn, Yong-Jin (School of Electrical Engineering and Computer Sciences/ Electrical Engineering, Seoul National University)
Choi, Ki-Young (School of Electrical Engineering and Computer Sciences/ Electrical Engineering, Seoul National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.44, no.10, 2007 , pp. 7-16 More about this Journal
Abstract
In this paper, we introduce a new design environment for efficient multiprocessor system-on-chip design space exploration. The design environment takes a process network model as input system specification. The process network model has been widely used for modeling signal processing applications because of its excellent modeling power. However, it has limitation in predictability, which could cause severe problem for real time systems. This paper proposes a new approach that enables static analysis of a process network model by converting it to a hierarchical synchronous dataflow model. For efficient design space exploration in the early design step, mapping application to target architectures has been a crucial part for finding better solution. In this paper, we propose an efficient mapping algorithm. Our mapping algorithm supports both single bus architecture and multiple bus architecture. In the experiments, we show that the automatic conversion approach of the process network model for static analysis is performed successfully for several signal processing applications, and show the effectiveness of our mapping algorithm by comparing it with previous approaches.
Keywords
Process network; multiprocessor system-on-chip; design space exploration; static analysis; mapping algorithm;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Ha and E. A. Lee, 'Compile-time scheduling of dynamic constructs in dataflow program graphs,' IEEE Trans. on Computers, Vol. 46, no. 7, pp. 768-778, Jul. 1997   DOI   ScienceOn
2 T.-Y. Yen, Hardware-Software Cosynthesis of Distributed Embedded Systems. Ph.D. dissertation, Dept. Electrical Engineering, Princeton Univ., Princeton, NJ, Jun. 1996
3 E. Zitzler, M. Laumanns, and L. Thiele, SPEA2: Improving the Strength Pareto Evolutionary Algorithm, Technical Report 103, Gloriastrasse 35, CH-8092 Zurich, Switerland, 2001
4 E. Zitzler and S. Kunzli, 'Indicator-based selection in multiobjective search,' In PPSN, pp. 832-842, Birmingham, UK, Dec. 2004
5 S. Kirkpatrick, C. Gelatt, and M. P. Vecchi, 'Optimization by simulated annealing,' Science, Vol. 220, no. 4598, pp. 671-680, May 1983   DOI   ScienceOn
6 S. Yoon, S. Park, and S. Chae, 'Implementation of an h.264 decoder with template-based communication refinement,' in Proc. of APCCAS, pp. 570-573, Singapore, Singapore, Dec. 2006
7 D. Engels and S. Devadas, 'A new approach to solving the hardware-software partitioning problem in embedded system design,' In Proc. of SBCCI, pp. 275-280, Manaus, Brazil, Sep. 2000
8 A. Girault, B. Lee, and E. A. Lee, 'Hierarchical finite state machines with multiple concurrency models,' IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, no. 6, pp. 742-760, Jun. 1999   DOI   ScienceOn
9 A. D. Pimentel and C. Erbas, 'A systematic approach to exploring embedded system architectures at multiple abstraction levels,' IEEE Trans. on Computers, Vol. 55, no. 2, pp. 99-112, Feb. 2006   DOI   ScienceOn
10 E. A. Lee and D. G. Messerschmitt, 'Static scheduling of synchronous data flow programs for digital signal processing,' IEEE Trans. on Computer, Vol. C-36, no. 1, pp. 24-35. Jan. 1987   DOI   ScienceOn
11 H. Oh and S. Ha, 'A hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling,' In Proc. of CODES, pp. 183-187, San Diego, USA, May 1999
12 F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli, 'Metropolis: An integrated electronic system design environment,' Computer, Vol 36, no. 4, pp. 45-52, Apr. 2003   DOI   ScienceOn
13 M. Sgroi, L. Lavagno, Y. Watanabe and A. Sangiovanni-Vincentelli, 'Synthesis of embedded software using free-choice Petri nets,' in Proc. of DAC, pp. 805-810, New Orleans, USA, Jun. 1999
14 K. Deb, S. Agrawal, A. Pratap, and T. Meyarivan, 'A fast elitist non-dominated sorting genetic algorithm for multiobjective optimization: NSGA-II,' In PPSN, pp 849-858, Paris, France, Sep. 2000
15 K. Han and J. Kim, 'Quantum-inspired evolutionary algorithm for a class of combinatorial optimization,' IEEE Trans. on Evolutionary Computation, Vol. 6, no. 6, pp. 580-593, Dec. 2002   DOI   ScienceOn
16 S. Bleuler, M. Laumanns, L. Thiele, and E. Zitzler, 'PISA - A platform and programming language independent interface for search algorithms,' In Proc. of Conference on EMO, pp. 494-508, Faro, Portugal, Apr. 2003
17 The SUIF 1.x compiler system. http://suif.stanford.edu/suif/suif1/index.html
18 G. Kahn, 'The semantics of a simple language for parallel programming,' in Proc. of the IFIP Congress, pp. 471-475, Amsterdam, Netherlands, Aug. 1974
19 R. P. Dick and N. K. Jha, 'MOGAC: A multiobjective genetic algorithm for hardwaresoftware co-synthesis of distributed embedded systems,' IEEE Trans. on Computer- Aided Design of Integrated Circuits and Systems, Vol. 17, no. 10, pp. 920-935, Oct. 1998   DOI   ScienceOn