1 |
http://www-device.eecs.berkeley.edu/~ptm/
|
2 |
Hwang-Cherng Chow; Chi-Shun Hsu, 'New voltage level shifting circuits for low power CMOS interface applications', Circuits and Systems, 2004. MWSCAS '04. The 2004 47th Midwest Symposium on Volume 1, 25-28 July 2004 pp, 533-536
DOI
|
3 |
B. Razavi, 'Design of Analog CMOS Integrated Circuits', International Edition Reading, 2001. pp. 326-334
|
4 |
Kihwan Choi: Soma, R.; Pedram, M, 'Fine-grained dynamic voltage and frequency scaling for precise . energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times', Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 24, Issue 1, Jan. 2005 pp. 18-28
DOI
|
5 |
Tran, C.Q.; Kawaguchi, H.; Sakurai, T.; 'Low-power High-speed Level Shifter Design for Block-level Dynamic Voltage Scaling Environment', Integrated Circuit Design and Technology, 2005. International Conference on 9-11 May 2005 pp. 229-232
DOI
|
6 |
Kihwan Choi; Wonbok Lee; Soma, R.; Pedram, M, 'Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation', Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on 7-11 Nov. 2004 pp. 29-34
DOI
|