Browse > Article

A Single-Slope Column-ADC using Ramp Slope Built-In-Self-Calibration Scheme for a CMOS Image Sensor  

Ham Seog-Heon (Dept. Electrical and Electronic Engineering, Yonsei Univ.)
Han Gunhee (Dept. Electrical and Electronic Engineering, Yonsei Univ.)
Publication Information
Abstract
The slope of the ramp generator in a single slope ADC(analog-to-digital converter) suffers from process and frequency variation. This variation in ramp slope causes ADC gain variation and eventually limits the performance of the ISP(image signal processing) in a CIS(CMOS image sensor) that uses the single slope ADC. This paper proposes a ramp slope BISC(built-in-self-calibration) scheme for CIS. The CIS with proposed BISC was fabricated with a $0.35{\mu}m$ process. The measurement results show that the proposed architecture effectively calibrate the ramp slope against process and clock frequency variation. The silicon area overhead is less than $0.7\%$ of the full chip area.
Keywords
Built-in-self-calibration; CMOS image sensor; Ramp generator; Single-slope analog-to-digital converter;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Yung-Cheng Liu, et al, 'Automatic white balance for digital still camera,' IEEE Trans. Consumer Electronics, Vol. 41, No.3, pp. 460-466, Aug. 1995   DOI   ScienceOn
2 J.S Lee, et al, 'An advanced video camera system with robust AF, AE, and AWE control,' IEEE Trans. Consumer Electronics, Vol. 47, No. 3, pp. 694-699, Aug. 2001   DOI   ScienceOn
3 F. Azais, et al, 'A low-cost adaptive ramp generator for analog BIST applications,' in Proc. 19th IEEE VISI Test Symp., pp. 266-271, May. 2001   DOI
4 B. Provost, et al, 'On-chip ramp generators for mixed-signal BIST and ADC self-test,' IEEE J. Solid-State-Circuits, Vol. 38, No. 2, pp. 263-273, Feb. 2003   DOI   ScienceOn
5 S.K Mendis, et al, 'CMOS active pixel image sensors for highly integrated imaging systems,' IEEE J. Solid-State-Circuits, Vol. 32, No. 2, pp.187 - 197, Feb. 1997   DOI   ScienceOn
6 S. Hamami, et al, 'CMOS APS imager employing 3.3V 12bit 6.3MS/S pipelined ADC,' in Proc. ISCAS, Vol. 4, pp. 960-963, May. 2004
7 T. Sugiki, et al, 'A 60mW l0b CMOS image sensor with column-to-column FPN reduction,' in ISSCC Tech Dig., pp. 108-109, Feb. 2000
8 K. Fincllater, et al, 'SXGA pinned photodiode CMOS image sensor in 0.35um technology,' in ISSCC Tech Dig., pp. 218, Feb. 2003
9 R.H. Nixon, et al. '256x256 CMOS active pixel sensor camera-on-a-chip,' IEEE J. Solid-StateCircuits, Vol. 31, No. 12, pp. 2046-2050, Dec. 1995
10 E.R. Fossum, 'CMOS image sensor: Electronic camera on a chip,' IEEE Trans. Electron Devices, Vol. 44, No. 10, pp. 1689-1698, Oct. 1997   DOI   ScienceOn