Browse > Article

Design of QDI Model Based Encoder/Decoder Circuits for Low Delay-Power Product Data Transfers in GALS Systems  

Oh Myeong-Hoon (Server Platform Research Team, ETRI)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.43, no.1, 2006 , pp. 27-36 More about this Journal
Abstract
Conventional delay-insensitive (DI) data encodings usually require 2N+1 wires for transferring N-bit. To reduce complexity and power dissipation of wires in designing a large scaled chip, an encoder and a decoder circuits, where N-bit data transfer can be peformed with only N+l wires, are proposed. These circuits are based on a quasi delay-insensitive (QDI) model and designed by using current-mode multiple valued logic (CMMVL). The effectiveness of the proposed data transfer mechanism is validated by comparisons with conventional data transfer mechanisms using dual-rail and 1-of-4 encodings through simulation at the 0.25 um CMOS technology. In general, simulation results with wire lengths of 4 mm or larger show that the CMMVL scheme significantly reduces delay-power product ($D{\ast}P$) values of the dual-rail encoding with data rate of 5 MHz or more and the 1-of-4 encoding with data rate of 18 MHz or more. In addition, simulation results using the buffer-inserted dual-rail and 1-of-4 encodings for high performance with the wire length of 10 mm and 32-bit data demonstrate that the proposed CMMVL scheme reduces the D*P values of the dual-rail encoding with data rate of 4 MHz or more and 1-of-4 encoding with data rate of 25 MHz or more by up to $57.7\%\;and\;17.9\%,$ respectively.
Keywords
지연 무관 데이터 전송;GALS 시스템;전류모드 다치 논리회로;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. S. Sedra and L. C. Smith, Microelectronic Circuits, Saunders College Publishing, 1991
2 CNU_IDEC cell library data book, IDEC Chungnam National University, 1999
3 Neil H. E. Weste and K. Eshraghian, Principles of CMOS VLSI design, Addison-Wesley publishing company, 1992
4 Y.-M. Jiang and K.-T. Cheng, 'Vector generation for power supply noise estimation and verification of deep submicron designs,' IEEE trans. VLSI Systems, Vol. 9, No. 2, pp. 329-340, 2001   DOI   ScienceOn
5 Advance microcontroller bus architecture specification, Advance RISC Machines Ltd, 1999
6 CoreConnect, processor local bus architecture specifications, IBM Corp., 2000
7 I. B. Dhaou, M. Ismail, and H. Tenhunen, 'Current mode, low-power, on-chip signaling in deep-submicron CMOS Technology,' IEEE trans. Circuits and Systems I: Fundamental Theory and Applications, Vol. 50, No. 3, pp. 397-400, March 2003   DOI
8 A. K. Jain, R. J. Bolton, and M. H. Abd-EI-Barr, 'CMOS multiple-valued logic design-part I: circuit implementation,' IEEE trans. Circuits and Systems I: Fundamental Theory and Applications, Vol. 40, No. 8, pp. 503-514, 1993   DOI   ScienceOn
9 K. W. Current, 'Current-mode CMOS multiple-valued logic circuits,' IEEE journal of solid-state circuits, Vol. 29, No. 2, pp. 95-107, Feb. 1994   DOI   ScienceOn
10 T. Hanyu and M. Kameyama, 'A 200 MHz pipelined multiplier using 1.5 V supply multiple-valued MOS current-mod circuits with dual-rail source-coupled logic,' IEEE journal of solid-state circuits, Vol. 30, No. 11, pp. 1239-1245, Nov. 1995   DOI   ScienceOn
11 S. B. Furber and P. Day, 'Four-phase micropipeline latch control circuits,' IEEE Trans. VISI Systems, Vol. 4, No. 2, pp. 247-253, June 1996   DOI   ScienceOn
12 S. Hauck, 'Asynchronous design methodologies: An overview,' Proc. of IEEE, Vol. 83, No.1, pp. 69-93, 1995   DOI   ScienceOn
13 K. van Berkel, M. B. Josephs, and S. M. Nowick, 'Scanning the technology: applications of asynchronous circuits,' Proc. of IEEE, Vol. 87, No.2, pp. 223-233, February 1999   DOI   ScienceOn
14 A. Lines, 'Asynchronous interconnect for synchronous SoC design,' Micro, Vol. 24, No. 1, pp. 32-41, January-February 2004   DOI   ScienceOn
15 J. Sparse and S. B. Furber, Principles of asynchronous circuit design: a system perspective, Kluwer Academic Publisher, 2001
16 International Technology Roadmap for Semiconductors 2003 Edition, Semiconductor Industry Association, 2003
17 W. J. Bainbridge and S. B. Furber, 'Delay insensitive system-on-chip interconnect using 1-of-4 data encoding,' in Proc. of the Symp, on Asynchronous Circuits and Systems, pp. 118-126, Salt Lake City, US, 2001   DOI
18 K. C. Smith, 'Multiple-valued logic: a tutorial and appreciation,' Computer, Vol. 21, No. 11, pp. 17-27, November 1988   DOI   ScienceOn