1 |
B. M. Min, P. Kim, D. Boisvert, and A. Aude, 'A 69mW 10b 80MS/s pipelined CMOS ADC,' in ISSCC Dig. Tech Papers, Feb. 2003, pp. 324-325
DOI
|
2 |
H. W. Kim, D. K Jeong, and W. C. Kim, 'A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique,' in ISSCC Dig. Tech Papers, Feb. 2005, pp. 284-285
DOI
|
3 |
D. Y. Chang and S. H. Lee, 'Design techniques for a low-power low-cost CMOS A/D converter,' IEEE J Solid-State Circuits, vol. 33, no. 8, pp. 1244-1248, Aug. 1998
DOI
ScienceOn
|
4 |
B. L. Jeon and S. H. Lee, 'A 10b 50MHz 320m W CMOS A/D converter for video applications,' Transactions on Consumer Electronics, vol. 45, no. 1, pp. 252-258, Feb. 1999
DOI
ScienceOn
|
5 |
Y. D. Jeon and S. H. Lee, 'Acquisition time minimisation techniques for high-speed analogue signal processing,' Electron Lett., vol 35, pp. 1990-1991, Nov. 1999
DOI
ScienceOn
|
6 |
S. M. Yoo, T. H. Oh, J. W. Moon, S. H. Lee, and U. K Moon, 'A 2.5V 10b 120MSample/s CMOS Pipelined ADC with high SFDR,' in Proc. CICC, May 2002, pp. 441-444
|
7 |
Y. J. Cho and S. H. Lee, 'An 11b 70-MHz 1.2-mm2 49-mW 0.18-um CMOS ADC with on-chip current/voltage references,' IEEE Transactions on Circuit and Systems I, vol. 52, no. 10, pp. 1989-1995, Oct. 2005
DOI
ScienceOn
|
8 |
J. C. Morizio et al, '14-bit 2.2-MS/s sigma-delta ADC's,' IEEE J Solid-State Circuits, vol. 35, no. 7, pp. 968-976, July 2000
DOI
ScienceOn
|
9 |
R. Jiang and T. S. Fiez, 'A 14-bit ADC with 8x OSR and 4-MHz conversion bandwidth in a 0.18-um CMOS process,' IEEE J Solid-State Circuits, vol. 39, no. 1, pp. 63-74, Jan. 2004
DOI
ScienceOn
|
10 |
http://focus.ti.com/litJds/symlink/ads8320.pdf
|
11 |
H. C. Choi, S. B. You, H. Y. Lee, H. J. Park, and J. W. Kim, 'A calibration-free 3V 16b 500kS/s 6mW 0.5mm2 ADC with 0.13um CMOS,' in Symp. VISI Circuits Dig. Tech Papers, June 2004, pp. 76-77
|
12 |
M. Rebeschini et al, 'A 16-b 160-kHz CMOS A/D converter using sigma-delta modulation,' IEEE J Solid-State Circuits, vol. 25, no. 2, pp. 431-440, April 1990
DOI
ScienceOn
|
13 |
H. Neubauer, T. Desel, and H. Hauer, 'A successive approximation A/D converter with 16bit 200kS/s in 0.6um CMOS using self calibration and low power techniques,' in ICECS, Sept. 2001, pp. 859-862
DOI
|
14 |
http://www.analog.com/UploadedFiles/Data_Sheets/1021466012AD7687_0.pdf
|
15 |
H. Guo, D. M. Rector, and G. S. La Rue, 'A low-power 16-bit 500kS/s ADC,' in Microelectronics and Electron Devices, April 2005, pp. 84-87
|
16 |
http://www.analog.com/UploadedFiles/Data_Sheets/395089145AD7942_0.pdf
|
17 |
http://www.analog.com/UploadedFiles/Data_Sheets/8014811AD7946_prd.pdf
|
18 |
http://focus.ti.com/lit/ds/symlink/tlc3541.pdf
|