Browse > Article

Design of an 1.8V 8-bit 500MSPS Low-Power CMOS D/A Converter for UWB System  

Lee, Jun-Hong (Dept. of Semiconductor Science, Dongguk University)
Hwang, Sang-Hoon (Dept. of Semiconductor Science, Dongguk University)
Song, Min-Kyu (Dept. of Semiconductor Science, Dongguk University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.43, no.12, 2006 , pp. 15-22 More about this Journal
Abstract
In this paper, 1.8V 8-bit 500MSPS Low-power CMOS Digital-to-Analog Converter(DAC) for UWB(Ultra Wide Band) Communication Systeme is proposed. The architecture of the DAC is based on a current steering 6+2 full matrix type which has low glitch and high linearity. In order to achieve a high speed and good performance, a current cell with a high output impedance and wide swing output range is designed. Further a thermometer decoder with same delay time and low-power switching decoder for high efficiency performance are proposed. The proposed DAC was implemented with TSMC 0.18um 1-poly 6-metal N-well CMOS technology. The measured SFDR was 49dB when the output frequency was 50MHz at 500MS/s sampling frequency. The measured INL and DNL were 0.9LSB and 0.3LSB respectively. The DAC power dissipation was 20mW and the effective chip area was $0.63mm^2$.
Keywords
DAC; Matrix Type; Current Cell; Switching Decoder; Thermometer Decoder;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Younhua Cong: Geiger,R.L, 'A 1.5V 12-bit 100-MS/s self-calibrated DAC' Solid-State Circuits, IEEE Jounal of, Volume 38, Issue 12, Dec 2003 Page(s):2051-2060   DOI   ScienceOn
2 Baschirotto. A, Ghittori. N, Malcovati. P, Vigan. A, 'Design trade-offs for a 10 bit, 80MHz current steering digital-to-analog converter' The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004, 20-23 June 2004, Page(s):249-252   DOI
3 이승훈, 김범섭, 송민규, 최중호 공저, 'CMOS 아날로그 / 혼성모드 집적시스템 설계(상)', 시그마프레스, 1999, pp. 98-106
4 이승훈, 김범섭, 송민규, 최중호 공저, 'CMOS 아날로그 / 혼성모드 집적시스템 설계(하)', 시그마프레스, 1999, pp. 63-98
5 Wang, S. and Omair Alunad, M., 'A switched-current ratio-independent algorithmic D/A converter' Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on Volume 2, 30 May-2 June 1999 Page(s):101 - 104 vol.2   DOI
6 Yijun Zhou and Iiren Yuan, 'An 8-bit 100-MHz CMOS linear interpolation DAC' Solid-State Circuits, IEEE Journal of Solid State, Volume 38, Issue 10, Oct. 2003 Page(s):1758 - 1761   DOI   ScienceOn
7 Huei-Chi Wang, Hong-Sing Kao, Tai-Cheng Lee, M. 'An 8-bit 2-V 2-mW 0.25-mm/sup 2/CMOS DAC' Advanced System Integrated Circuits 2004: Proceedings of 2004 IEEE Asia-Pacific Conference on 4-5 Aug. 2004 Page(s):102 - 105   DOI
8 J. H. Kim and K. S. Yoon, 'An 8-Bit CMOS 3.3V 65MHz Digital to Analog Converter with a Symmetric Two-Stage Current Cell Matrix Architecture' IEEE Trans. Circuits Systs, II, vol. 45, no. 12, pp. 1605-1609, Dec. 1998   DOI   ScienceOn
9 Sanghoon Hwang and Minkyu Song, 'A 10-b 500 MSPS current-steering CMOS D/A converter with a self-calibrated current biasing technique' Electronics, Circuits and Systems, 2004. ICECS 2004. Proceedings of the 2004 11th IEEE International Conference on 13-15 Dec. 2004 Page(s):254 - 257   DOI
10 Weibiao Zhang and Hassoun M., 'A redundant-cell-relay continuous self-calibration method for current-steering DACs' Solid-State Circuits conference, ESSCIRC 2001. 18-20 Sept. 2001 Page(s):349-352
11 David A. Johns and Ken Martin, 'Analog Integrated Circuit Design', John Wiley & Sons Inc., 1997, pp. 463-486
12 Rudy van de Plassche, 'CMOS Integrated Analog to Digital and Digital to Analog Converter', Kluer Academic Publisher, 2003, pp. 205-235