1 |
J. Sim, H. Yoon, K Chun, H. Lee, S. Hong, K Lee, J. Yoo, D. Sea and S. Cho, 'A 1.8-V 128-Mb Mobile DRAM with Double Boosting Pump, Hybrid Current Sense Amplifier, and Dual-Referenced Adjustment Scheme for Temperature Sensor', IEEE Journal of Solid-State Circuits, Vol. 38, Issue 4, pp.631-640, Apr. 2003
DOI
ScienceOn
|
2 |
유희준, 'DRAM Design', 홍릉출판사, pp. 222-225, 1996
|
3 |
Y. Taur and T. H. Ning, 'Fundamentals of Modem VLSI Devices', Cambridge University Press, pp. 129-132, 1998
|
4 |
T. Sakurai and A. R. Newton, 'Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas', IEEE Journal of Solid-State Circuits, Vol. 25, Issue 2, pp. 584-594, Apr. 1990
DOI
ScienceOn
|
5 |
S. Yoo, E. Haq, S. Lee, Y. Choi, S. Cho, N. Kang and D. Chin, 'Variable Vcc design techniques for battery-operated DRAM's', IEEE Journal of Solid-State Circuits, Vol. 28, Issue 4, pp 490-498, Dec. 1989
DOI
ScienceOn
|
6 |
C. Mazure and M. Orlowski, 'Guidelines for Reverse Short-Channel Behavior', IEEE Electron Device Letters, Vol. 10, Issue 12, pp. 556 - 558, Dec. 1989
DOI
ScienceOn
|
7 |
Q. Zhou, M. Yu, J. Ma and Y. Ye, 'On-Chip DC-DC Voltage Down Converter for low-power IC Chip', 6th International Conference On ASIC(ASICON 2005), Vol.1, pp. 646-650, Oct. 2005
DOI
|
8 |
E. Kussener, H. Barthelemy, A. Kaiser, A. Roberts, and A. Malherbe, 'New Regulated Voltage down converter based on modified band-gap cells', Proceedings of the 26th European Solid-State Circuits Conference (ESSCIRC '00, pp. 304 - 307, Sept. 2000
|
9 |
K. Ishibashi, K. Sasaki and H. Toyoshima, 'A Voltage Down Converter with Submicroampere Standby Current for Low-Power Static RAM's', IEEE Journal of Solid-State Circuits, Vol.27, Issue 6, pp. 920-926, Jun. 1992
DOI
ScienceOn
|
10 |
S. Jou and T. Chen, 'On-chip voltage down converter for low-power digital system', IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 45, Issue 5, pp. 617 - 625, May 1998
DOI
ScienceOn
|