Browse > Article

Design of efficient self-repair system for multi-faults  

Choi, Ho-Yong (School of Electrical and Computer Eng., Chungbuk National University)
Seo, Jung-Il (Semiconductor Eng., Chungbuk National University)
Yu, Chung-Ho (Semiconductor Eng., Chungbuk National University)
Woo, Cheol-Jong (Semiconductor Eng., Chungbuk National University)
Lee, Jae-Eun (Semiconductor Eng., Chungbuk National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.43, no.11, 2006 , pp. 69-76 More about this Journal
Abstract
This paper proposes a self-repair system which is able to self-repair in cell unit by imitating the structure of living beings. Because the data of artificial cells move even diagonally, our system can self-repair faults not in column unit, but in cell unit. It leads to design an efficient self-repair system for multiple faults. Moreover, in artificial cell design, the usage of logic-based design method has smaller system size than that of the previous register-based design method. Our experimental result for 2-bit up/down counter shows 40.3% reduction in hardware overhead, compared to the previous method [6].
Keywords
self-repair; artificial cell; spare cell; multiple faults; genome block;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 M. Yen, W. Fuchs, and J. Abraham, 'Designing for concurrent error detection in VLSI: Application to a microprogram control unit,' IEEE J. Solid State Circuits, Vol. 22, No. 4, pp.595-605, Apr. 1987   DOI
2 D. Bradley and A. Tyrrell. 'Immunotronics: Novel finite state machine architectures with built-in self-test using self-nonself differentiation,' IEEE Transactions on Evolutionary Computation, Vol. 6, No. 3, pp.227-238, June 2002   DOI   ScienceOn
3 D. Mange, 'Embryonics: A new methodology for designing FPGA with self-repair and self-replicationing properties,' IEEE Transactions on VLSI Systems, Vol. 6, No. 3, pp.387-399, Sept. 1998   DOI   ScienceOn
4 서정일, 성낙훈, 오택진, 양현모, 최호용, '자가검출회로 내장의 자가치유시스템 설계' 전자공학회논문지, 제42권 SD편, 제5호, 307-314쪽, 2005년 5월   과학기술학회마을
5 P.K. Lala and B.K. Kumar, 'An Architecture for Self-Healing Digital Systems,' Proc. of 8th IEEE International on On-Line Testing Workshop, pp.3-7, July 2002   DOI
6 M. Rabaey, 'Digital Integrated Circuits,' Prentice-Hall Inc., pp.522-543, 1996
7 V. Shen and F. Shen, 'Requirements specification and analysis of fault tolerant digital systems,' IEEE Transactions on Man and Cybernetics, Part A, Vol. 32, No. 1, pp.149-159, Jan. 2002   DOI   ScienceOn
8 H. Fahmy, S. Ghoneim, and A. Pacha, 'Fault tolerant communication with partitioned dimension-order routers with complex faults,' Proc. of 15th International Conference on Information Networking, pp.361-366, Jan. 2001   DOI