1 |
Hee-sop Song, Hyung-wook Jang, Sung-sop Lee, and Jin-ku Kang 'A 1.25Gb/s clock recovery ciruit using half-rate 4X -Oversamplin PFD', ISOCC '04, Oct. 26, 2004
|
2 |
M. Ramezani, C. Andre, and T. Salama, 'A 10Gb/s CDR with a Half-rate Bang-Bang Phase Detector', Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on .Volume: 2 , 25-28 May, 2003
DOI
|
3 |
Rezayee. A, and Martin, K, 'A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture', European Solid-State Circuits, 2003. ESSCIRC '03. Conference on , 16-18 Sept. 2003
DOI
|
4 |
John G. Maneatis, 'Low-jitter process-independent DLL and PLL Based on Self-Biased Techniques,' IEEE Journal of Solid State Circuits, Nov, 1996
DOI
ScienceOn
|
5 |
Hyung-wook Jang, and Jin-ku Kang 'A 3.125Gb/s reference-less clock recovery ciruit using 4X-Oversampling', 전기전자학회논문지 'Vol. 10, No.1, 2006
과학기술학회마을
|
6 |
Jun-Young Park, Jin-Ku Kang 'A 1.0Gbps CMOS Oversampling Data Recovery Circuit with Fine Delay Generation Method,' IEICE Transactions on Fundamentals vol. E83-A, No.6, June 2000
|