A Design of Prescaler with High-Speed and Low-Power D-Flip Flops |
Park Kyung-Soon
(STATS ChipPAC korea Ltd.)
Seo Hae-Jun (School of Electrical & Electronics Engineering, Chungbuk University) Yoon Sang-Il (School of Electrical & Electronics Engineering, Chungbuk University) Cho Tae-Won (School of Electrical & Electronics Engineering, Chungbuk University) |
1 | Klass. F, Amir. C., Das. A., Aingaran. K, Truong. C., Wang. R, Mehta. A, Heald. R, Yee. G, 'A new family of semidynamic and dynamic flip flops with embeded logic for high-performance processors,' IEEE J. Solid-State Circuits, Vol. 34, pp.712-716, May. 1999 DOI |
2 | Ki-Hyuk Sung, Lee-Sup Kim, 'Comments on 'New dynamic flip-flops for high-speed dual-modulus prescaler', IEEE J. Solis-State Circuit, Vol. 35, pp.919-920, June. 2000 DOI ScienceOn |
3 | Rogenmoser. R., Huang. Q., Piazza. F., '1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2 m CMOS prescalers,' in Proc. IEEE 1994, CICC, San Diego, CA, pp.387-390, May. 1994 DOI |
4 | Ching-Yuan Yang, Guang-Kaai Dehng, June-Ming Hsu, Shen-Iuan Liu, 'New dynamic flip-flops for high-speed dual-modulus prescaler,' IEEE J. Solid-State Circuits, Vol.33, pp.1568-1571, Oct. 1998 DOI ScienceOn |
5 | 양성현, 민경철, 조경록, '전하공유 및 글리치 최소화를 위한 D-플립플롭', 대한전자공학회 SC편, 2002.7. pp.43-53 |
6 | 허준호, 김수원, '안정적인 고속동작을 위한 다이내믹 D Filp-Flop', 대한전자공학회논문지 SD편, pp.1055-1061, 2002. 12 과학기술학회마을 |
7 | Byungsoo Chang, Joonbae Park, Wonchan Kim, 'A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops,' IEEE J. Solid-State Circuits, Vol.31, pp.749-752, May. 1996 DOI ScienceOn |
8 | 이순섭, 최광석, 김수원, '무선 통신용 Dual-Modulus Prescaler 위상고정루프 (PLL)의 간단한 분주 구조', 대한전자공학회 99 추계종합학술대회논문집, pp. 271-274 과학기술학회마을 |
9 | Yuan.J, Svensson.C, 'High-speed CMOS circuit technique,' IEEE J. Solid-State Circuits, Vol.24, pp.62-70, Feb. 1989 DOI ScienceOn |