Browse > Article

Dual-Level LVDS Technique for Reducing the Data Transmission Lines  

Kim Doo-Hwan (Dept. of Computer and Communication Engineering and Research Institute for Computer and Information Communication Chungbuk National University)
Yang Sung-Hyun (SIC CD Group, LG Electronics)
Cho Kyoung-Rok (Dept. of Computer and Communication Engineering and Research Institute for Computer and Information Communication Chungbuk National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.42, no.8, 2005 , pp. 1-6 More about this Journal
Abstract
A dual-level low voltage differential signalling (DLVDS) circuit is proposed aiming at reducing transmission lines for LCD driver IC. In the proposed circuit, we apply a couple of primitive data to DLVDS circuit as inputs. The transmitter converts two inputs to two kinds of fully differential level signals. In this circuit, two transmission lines are sufficient to transfer two primitive inputs while keeping the LVDS feature. The receiver recovers The original input data through a level decoding circuit. We fabricated the proposed circuit using $0.25\mu m$ CMOS technology. The resultant circuit shows 1-Gbps/2-line data rate and 35-mW power consumption at 2.5V supply voltage, respectively.
Keywords
LVDS;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. Gabara, W. Fischer, W. Werner, S. Siegel, M. Kothandaraman, P. Metz, and D. Gradl, 'LVDS I/O buffers with a controlled reference circuit,' in Proc. ASIC Conf., pp. 311-315, 1997
2 B. Young, 'An SOI CMOS LVDS driver and receiver pair,' in Proc. Int. Symp. VLSI Circuits, pp. 153-154, 2001
3 F. Hatori, S. Kousai, and Y. Unekawa, 'Shared data line technique for doubling the data transfer rate per pin of differential interfaces,' in Proc. CICC 2001, pp.501-504, 2001
4 IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 1596.3 SCI-LVDS Standard, IEEE Std. 1596.3, 1996
5 Electrical characteristics of low-voltage differential-signaling (LVDS) interface circuits, TIA/EIA-644, National Semiconductor Corp., ANSI/TIA/EIA, 1996
6 A. Boni, A. Pierazzi, and D. Vecchi, 'LVDS I/O interface for Gb/s-per-pin operation in $0.35-{\mu}m$ CMOS,' IEEE J. Solid-State Circuits, vol. 36, pp.706-711, Apr. 2001   DOI   ScienceOn