1 |
K. Romanjek, F. Andrieu, T. Ernst, and G. Ghibaudo, 'Improved Split C-V Method for Effective Mobility Extraction in Sub-0.1-um Si MOSFETs,' IEEE Electron Device Lett., vol. 25, pp. 583-585, 2004
DOI
ScienceOn
|
2 |
Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd Edns., McGraw-Hill, p. 184, 1999
|
3 |
Y. Taur and T. H. Ning, Fundamentals of Modem VLSI Devices, Cambridge Univ., 1998
|
4 |
R. S. Muller and T. I. Karmins with M. Chan, Device Electronics for Integrated Circuits, 3rd Edns., John Wiely & Sons, p. 454, 2003
|
5 |
B. Yu, C. H. Wann, E. D. Nowak, K. Noda, and C. Hu, 'Short Channel Effect Improved by Lateral Channel Engineering in Deep-Submicronmeter MOSFETs,' IEEE Trans. on Elec. Dev., TED44, pp. 627-633, 1997
|
6 |
R. Gwoziecki, T. Skotnicki, P. Bouillon, and P. Gentil, 'Optimization of Vth Roll-off in MOSFETs with Advanced Channel Architecture -Retrograde Doping and Pockets,' IEEE Trans. on Elec. Dev., TED 46, pp. 1551-1561, 1999
|
7 |
N. Miura, Y. Abe, K Sugihara, T. Oishi, T. Furukawa, T. Nakahata, K Shiozawa, S. Maruno, and Y. Tokuda, 'Junction Capacitance Reduction due to Self-Aligned Pocket Implantation in Elevated Source/Drain NMOSFETs,' IEEE Trans. on Elec. Dev., TED 48, pp. 1969-1974, 2001
DOI
ScienceOn
|
8 |
R. Rios, W-K. Shih, A. Shah, S. Mudanai, P. Packan, T. Sandford, and K. Mistry, 'A ThreeTransistor Threshold Voltage Model for Halo Processes,' IEDM Tech. Dig., pp. 113-116, 2002
|
9 |
Hoewoo Koo, Kieyoung Lee, Kyungho Lee, T. A. Fjeldly, and M. S. Shur, 'Analysis of the Anomalous Drain Current Characteristics of Halo MOSFETs,' Solid State Electron., 47, pp 99-100, 2003
DOI
ScienceOn
|
10 |
K. M. Cao, W. Liu, X. Jin, K. Green, J. Krick, T. Vrotsos, and C. Hu, 'Modeling of Pocket Implanted MOSFETs for Anomalous Analog Behavior,' IEDM Tech. Dig. pp 171-174, 1999
|
11 |
P. Klein and S. Chladek, ' A New Mobility Moel for Pocket Implanted Quarter Micron n-MOSFETs and Below,' Electronics, Circuits and Systems, 2001. ICECS 2001, pp. 1587-1590, 2001
|
12 |
F. Babarada, M. D. Profirescu, A. Rusu, 'MOSFET Mobility Degradation Modeling,' Semiconductor Conf. CAS 2003, pp. 301-304, 2003
|
13 |
W. Liu, MOSFET Models for SPICE Simulation including BSIM3v3 and BSIM4, John Wiley & Sons, 2001
|
14 |
C. Yue, V. M. Agostinelli, Jr., G. M. Yeric, AI F. Tasch, 'Improved Universal MOSFET Electron Mobility Degradation Models for Circuit Simulation,' IEEE Trans. Computer-Aided Design, 12, pp. 1542-1546, 1993
DOI
|
15 |
S. Villa, A. L. Lacaita, L. M. Perron, and R. Bez, 'A Physically-Based Model of the Effective Mobility in Heavily-Doped n-MOSFET's,' IEEE Trans. on Elec. Dev., TED 45, pp. 110-115, 1998
|
16 |
F. Gamiz, J. A. Lopez-Villanueva, J. Banqueri, and J. e. Carceller, 'Influence of the Oxide-Charge Distribution Profile on Electron Mobility in MOSFET's,' IEEE Trans. on Elec. Dev., ED-42, pp. 999-1004, 1995
DOI
ScienceOn
|