1 |
Moraes, F., Mello, A., M?ller, L., Ost, L., Calazans, N., 'A Low Area Overhead Packet -switched Network on Chip: Architecture and Prototyping', IFIP Very Large Scale Integration (VLSI-SOC). pp. 318-323, Dec. 2003
|
2 |
Jaesung Lee, Hyuk-Jae Lee, and Chanho Lee, 'SNP: A New Communication Protocol for SoC',in Int'l Conf. on Communications, Circuits and Systems, June 2004
|
3 |
Hatro Products OY, 'http://www.hantro.com/pdf/overview.pdf'
|
4 |
Marescaux, T.; Bartic, A.; Verkest, D.; Vernalde, S.; Lauwereins, R. 'Interconnection Networks Enable Fine -Grain Dynamic Multi-Tasking on FPGAs', In: Field-Programmable Logic and Applications (FPL'02), pp. 795-805, Sep. 2002
|
5 |
F. MORAES, N. CALAZANS, et al., 'HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip', Integration, the VLSI Journal (accepted for publication)
DOI
ScienceOn
|
6 |
P. Gurrier, A. Greiner, 'A Generic Architecture for On-Chip Packet-Switched Interconnections', Proceedings of the conference on Design, Automation and Test in Europe, Paris, France, pp. 250 - 256, 2000
DOI
|
7 |
ARM, 'AMBA Specification, Revision 2.0', 1999
|
8 |
W. Peterson, 'WISHBONE SoC Architecture Specification, Revision B.2', Silicore Corporation, 2001
|
9 |
IBM, 'CoreConnect Bus Architecture', 1999
|
10 |
Inside the New Computer Industry, issue 138, Jan 2001
|