Browse > Article

Design of a Bit-Level Super-Systolic Array  

Lee Jae-Jin (School of Electrical & Computer Engineering, Chungbuk National University)
Song Gi-Yong (School of Electrical & Computer Engineering, Chungbuk National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.42, no.12, 2005 , pp. 45-52 More about this Journal
Abstract
A systolic array formed by interconnecting a set of identical data-processing cells in a uniform manner is a combination of an algorithm and a circuit that implements it, and is closely related conceptually to arithmetic pipeline. High-performance computation on a large array of cells has been an important feature of systolic array. To achieve even higher degree of concurrency, it is desirable to make cells of systolic array themselves systolic array as well. The structure of systolic array with its cells consisting of another systolic array is to be called super-systolic array. This paper proposes a scalable bit-level super-systolic amy which can be adopted in the VLSI design including regular interconnection and functional primitives that are typical for a systolic architecture. This architecture is focused on highly regular computational structures that avoids the need for a large number of global interconnection required in general VLSI implementation. A bit-level super-systolic FIR filter is selected as an example of bit-level super-systolic array. The derived bit-level super-systolic FIR filter has been modeled and simulated in RT level using VHDL, then synthesized using Synopsys Design Compiler based on Hynix $0.35{\mu}m$ cell library. Compared conventional word-level systolic array, the newly proposed bit-level super-systolic arrays are efficient when it comes to area and throughput.
Keywords
Super-systolic array; FIR filter; Systolic multiplier;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. G. Smith and R.W.Morgan, 'Generic ASIC architecture for high-performance integer arithmetic realization,' Proc. of IEEE int. conf., computer design, 1989
2 K. C. Chang, Digital Systems Design with VHDL and Synthesis, IEEE Computer Society Press, 1999
3 http://www.synopsys.com
4 U. Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, Springer, 2001
5 J. J. Lee and G. Y. Song, 'Implementation of the Super-Systolic Array for Convolution,' ASP-DAC 2003, pp. 491-494, 2003   DOI
6 S. Nayak, and P. Meher, 'High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier,' IEEE Trans. Circuits Syst. II, Analog Digital Signal Process., vol. 46, (5), pp. 655-658, 1999   DOI   ScienceOn
7 S. Y. Kung, 'On Supercomputing with Systolic /Wavefront Array processors,' IEEE computer, vol. 72, no. 7, 1984
8 K. T. Johnson, A. R. Hurson, 'General Purpose Systolic Arrays,' IEEE Computers, pp. 20-31, Novemver 1993   DOI   ScienceOn
9 J. Mccanny, J. Mcwhirter, and S. Y. Kung 'The use of data dependence graphs in the design of bit-level systolic arrays,' IEEE Trans. Acoust., Speech., Signal Process., vol. 18, pp. 787-793, 1990   DOI   ScienceOn
10 R. S. Grover, W. Chang and Q. Li, 'A comparison of FPGA implementation of two's complement bit-level and word-level matrix multiplier,' FPGA 2001, pp. 223, 2001
11 S. S. Nayak, 'Bit-level systolic implementation of 1D and 2D discrete wavelet transform.' IEE Proc. of Circuits, Devices and Systems, vol. 152, pp. 25-32, 2005   DOI   ScienceOn
12 S. Y. Kung, VLSI Array Processors, Prentice Hall, 1988
13 H. T. Kung, 'Why Systolic Architectures?,' IEEE Computer vol 15, no. 1, pp. 37-46, 1982
14 H. T. Kung and C.E.Leiserson, 'Systolic Arrays (for VLSI),' Sparse Matrix Proc., Academic Press, Orland, pp. 256-282, 1979