1 |
Sungjoon Kim; Kyeongho Lee; Yongsam Moon; Deo-kyoon Jeong; Yunho Choi; Hyung Kyu Lim; 'A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL,' Solid-state Circuits, IEEE Journal of,vol. 32, Issue. 5, pp. 6 91, May 1997
DOI
ScienceOn
|
2 |
황태진, 연규성, 전치훈, 위재경, '저 전력 고속 VLSI를 위한 Fast-Relocking과 Duty-Cycle Correction 구조를 가지는 DLL 기반의 다중 클락발생기', 대한전자공학회논문지SD, 제42권 2호, pp. 101-108, 2005
|
3 |
A. Kajiwara and M. Nakagawa, 'A new PLL frequency synthesizer with high speed switching,' IEEE Trans. Veh. Technol., vol. 41, pp. 407-413, Nov. 1992
DOI
ScienceOn
|
4 |
B. Zhang and P. Allen, 'Feed-forward compensated high switching speed digital phase-locked loop frequency synthesizer,' in Proc. IEEE ISCAS, vol. 4, 1999, pp. 371-374. Jun. 1999
DOI
|