1 |
R. E. Tarjan, 'Enumeration of the elementary circuits of a graph,' SIAM J. Comput., vol. 2, no. 3, pp. 211-216, Sept. 1973
DOI
|
2 |
U. Yoeli, 'A Robust Channel Router,' IEEE Transactions on Computer-Aided Design, Vol. 10, No. 2, pp. 212-219, February, 1991
DOI
ScienceOn
|
3 |
'Synopsys', http://solvnet.synopsys.com
|
4 |
'Debussy Debug System,' http://www.novas.com/Products/Debussy, Novas, 2005
|
5 |
'Synplify Pro,' http://www.synplicity.com/products/synplifypro/index.html, Synplicity, 2005
|
6 |
T. Blanchard, R. Ferreri, and J. Wilmore, 'The OpenAccess Coalition -- The Drive to an Open Industry Standard Information Model, API, and Reference Implementation for IC Design Data', Proceedings of the International Symposium on Quality Electronic Design, pp. 69-74, March 18-21, 2002
DOI
|
7 |
'Open Access', http://openeda.si2.org/
|
8 |
Nam-Hoon Kim, Kyosun Kim, Kyu-Myung Choi, and Jeong-Taek Kong, 'RightTopologizer: An Efficient Schematic Generator for Multi-level Optimization,' IEEE International ASIC/SOC Conference, pp. 387-391, September 2000
DOI
|
9 |
T. Eschbach, W. Gunther, and B. Becker, 'Orthogonal Circuit Visualization Improved by Merging the Placement and Routing Phases', Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), pp.433-438 . January 2005
DOI
|
10 |
W. Chen and W. Shiue, 'Circuit Schematic Generation and Optimization in VLSI Circuits', The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, pp. 553-556, December 6-9, 2004
DOI
|
11 |
M.L. Ahlstrom, G.D.Hadden and G.R. Stroick, 'HAL: A Heuristic Approach to Schematic Geneation,' ICCAD, pp. 83-86, November 1984
|
12 |
Mira A. Majewski, Fred N. Krull, Thomas E. Fuhrman, and Paul J. Ainslie, 'AUTODRAFT: Automatic Synthesis of Circuit Schematics,' ICCAD, pp. 435-438, November 1986
|
13 |
Lynne D. Green and Jonny Andersen, 'Automated Generation of Analog Schematic Diagram,' IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 3197-3200, May 1990
DOI
|
14 |
M. May, 'Computer-generated Multi-row Schematics,' Computer Aided Design, v. 17, no. 1 pp. 25-29, January 1985
DOI
ScienceOn
|
15 |
Stephen T. Frezza and Steven P. Levitan, 'SPAR: A Schematic Place and Route System,' IEEE Transaction on CAD of IC&S, Vol. 12, No. 7, pp. 956-973, July 1993
DOI
ScienceOn
|
16 |
Tzi-cker Chiueh, 'HERESY: A Hybrid Approach to Automatic Schematic Generation,' Proceedings of the European Conference of Design Automation, pp. 419-423, February 1991
DOI
|
17 |
G.M. Swinkels and Lou Hafer, 'Schematic Generation with an Expert System,' IEEE Transaction on Computer-Aided Design, Vol. 9, No. 12, pp. 1289-1306, December 1990
DOI
ScienceOn
|
18 |
Tsung D. Lee and L. P. McNamee, 'Structure Optimization in Logic Schematic Generation,' IEEE International Conference on Computer-Aided Design, pp. 330-333, November 1989
DOI
|
19 |
M. May, A. Iwainsky and P. Mennecke, 'Placement and Routing for Logic Schematics,'Computer Aided Design, v. 15, no. 3, pp. 115-122, May 1983
DOI
|