Browse > Article

An Error Pattern ROM Compression Method for Continuous Data  

양병도 (KAIST 전자전산학과)
김이섭 (KAIST 전자전산학과)
Publication Information
Abstract
This paper proposes a new error pattern ROM (EP-ROM) compression method for continuousdata. The EP-ROM reduces the ROM size by dividing the continuous data into coarse values and their errors and by storing the indices of error patterns instead of the non. This method significantly reduces the ROM size by exploiting the characteristic that the errors for continuous data possess the same patterns. The experiment results show that the EP-ROM achieves 60∼77% ROM size reductions for various continuous data.
Keywords
VLSI; CMOS; ROM; and compression;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Edwin de Angel, Earl E. Swartzlander, Jr., 'Survey of Low Power Techniques for ROMs,' International Symposium on Low Power Electronics and Design, 1997, pp. 7-11
2 J. Vankka, 'Methods fo Mapping from Phase to Sine Amplitude in Direct Digital Synthesis,' IEEE Tr. on ultrasonics, ferroelectrics and frequency control, pp. 526-534, Mar. 1997
3 J. Cao, B. W. Y. Wei, J. Cheng, 'High-performance architectures for elementary function generation,' IEEE Symposium on Computer Arithmetic, 2001, pp. 136-144   DOI
4 Byung-Do Yang and Lee-Sup Kim, 'A ROM compression method for continuous data,' Custom Integrated Circuits Conference, 2002, pp. 119-122   DOI
5 M. M. Khellah and M. I. Elmasry, 'Low-Power Design of High-Capacitive CMOS Circuits Using a New Charge Sharing Scheme,' ISSCC Digest of Technical Papers, 1999, pp. 286-287   DOI
6 Byung-Do Yang and Lee-Sup Kim, 'A Low Power ROM using Charge Recycling and Charge Sharing Techniques,' IEEE Journal of Solid-State Circuits, vol. 38, no. 4, pp. 641-653, Apr. 2003   DOI   ScienceOn
7 Byung-Do Yang and Lee-Sup Kim, 'A Low Power Charge Recycling ROM Architecture,' IEEE Transactions on Very Large Scale Integration Systems, vol. 11, no. 4, pp. 590-600, Aug. 2003   DOI   ScienceOn