Browse > Article

A new bit line structure minimizing coupling noise for DRAM  

Oh, Myung-Kyu (Department of Computer & Communication Engineering, Graduate School, Chungbuk University)
Jo, Kyoung-Rok (Department of Computer & Communication Engineering, Graduate School, Chungbuk University)
Kim, Sung-Sik (Department of Computer & Communication Engineering, Graduate School, Chungbuk University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.41, no.6, 2004 , pp. 17-24 More about this Journal
Abstract
This paper describes a novel bit line structure to minimize coupling noise induced by coupling capacitance between bit lines. In DRAMs coupling capacitance is inherently present bit lines. As in submicron process the bit line space gets narrower. bit line coupling capacitance increases and this increased coupling capacitance sharply raises cross-talk noise. In this paper using different layers of metal for adjacent bit lines has been tested to reduces cross-talk noise and a novel bit line structure capable of reducing capacitance is introduced and verified.
Keywords
DRAM;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J.A.Mandelman, 'Challenges and future directions for the scaling of dynamic random access memory(DRAM),'IBM J. RES.& DEV. VOL.46 NO.2/3 March/may 2002 pp.187-212   DOI
2 Jong-Woo Park, 'Performance Characteristics of SOI DRAM for Low-Power Application,' IEEE International Solid-State Circuits Conference 1999   DOI
3 Wingyu Leung, Fu-Chieh Hsu,Mark-Eric Jones, 'The Ideal SoC Memory:IT-SRAM,' Mosys Inc
4 Kevin M. Lepark, Irwan Luwandi,and Lei He, 'Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint,' DAC 2001, June 18-22,2001
5 John Poulton, 'An Embeded DRAM for CMOS ASICs,' Department of Computer Science University of North Carolina at Chapel Hill
6 Kevin T.Tang and Eby G. Friedman, 'Interconnect Coupling Noise in CMOS VLSI Circuits,' Department of Electrical and Computer Engineering University of Rochester, 1999 pp. 48-53
7 Jong-Shik Kim, Yu-Soo Choi,Hoi-Jun Yoo, and Kwang-Seok Seo,'A Low Noise Folded Bit-line Sensing Architecture for Multi-Gb DRAM with Ultra High Density 6F2 Cell,' Seoul National University
8 Yasunao Katayama, 'TRENDS IN SEMICON DUCTOR MEMORYS,' IEEE Micro 1997 pp.10-17
9 Hoi-Jun Yoo, 'DRAM Design,' IDEC pp.26-70, 1996
10 Zhan Chen and Israel Koren, 'Crosstalk Minimization in Three-Layer HVH Channel Routing,' IEEE Proceeding of the 1997 Workshop on Defect and Fault-Tolerance in VLSI System, 1997