Browse > Article

Modeling of Nano-scale FET(Field Effect Transistor : FinFET)  

Kim, Ki-Dong (Dept. of Electrical Eng. Inha Univ.)
Kwon, Oh-Seob (Dept. of Electrical Eng. Inha Univ.)
Seo, Ji-Hyun (Dept. of Electrical Eng. Inha Univ.)
Won, Tae-Young (Dept. of Electrical Eng. Inha Univ.)
Publication Information
Abstract
We performed two-dimensional (20) computer-based modeling and simulation of FinFET by solving the coupled Poisson-Schrodinger equations quantum-mechanically in a self-consistent manner. The simulation results are carefully investigated for FinFET with gate length(Lg) varying from 10 to 80nm and with a Si-fin thickness($T_{fin}$) varying from 10 to 40nm. Current-voltage (I-V) characteristics are compared with the experimental data. Device optimization has been performed in order to suppress the short-channel effects (SCEs) including the sub-threshold swing, threshold voltage roll-off, drain induced barrier lowering (DIBL). The quantum-mechanical simulation is compared with the classical appmach in order to understand the influence of the electron confinement effect. Simulation results indicated that the FinFET is a promising structure to suppress the SCEs and the quantum-mechanical simulation is essential for applying nano-scale device structure.
Keywords
FinFET; nano-scale device; modeling and simulation; short-channel effects;
Citations & Related Records
연도 인용수 순위
  • Reference
1 X. Huang, Wen-Chin Lee, Charles Kuo, Digh Hisamoto, Leland Chang Jakub Kedzierski, Erik Anderson, Hideki Takeuchi, Yang-Kyu Choi, Kazuya Asano, Vivek Subramanian Tsu-Jae King, Jeffrey Bokor and Chenming , 'Sub-50nm FinFET : PMOS,' Tech. Dig. IEDM. p. 67-70. 1999   DOI
2 D. S. Woo, J. H. Lee, W. Y. Choi, B. Y. Choi, Y. J. Choi, J. D. Lee and B. G. Pa, 'Electrical Characteristics of FinFET with Vertically Nonuniform S/D Doping Profile,' IEEE Trans on Nanotechnology, vol. 1, no. 4, p. 233-236, Dec. 2002   DOI   ScienceOn
3 S. E. Laux, A. Kumar and M. V. Fischet, 'QDAME Simulation of 7.5nm Double-Gate Si nFETs with Differing Acess Geometries,' Tech. Dig. IEDM, p. 715-718, 2002   DOI
4 M. Sabathil, S. Hackenbuchner, J. A. Majewski, G. Zandler, P. Vogl, J. Comp. Electronics, vol. 1, p. 81-85, 2002   DOI
5 J. Kedzierski, David M. Fried, Edward J. Nowak, Thomas Kanarsky, Jed H. Rankin, Hussein Hanafi, W. Natzle, Diane Boyd, Ying Zhang, Ronnen A. Roy, J. Newbury, Chienfan Yu, Qingyun Yang, P. Saunders, Christa P. Willets, A. Johnson, S. P. Cole, H. E. Young, N. Carpenter, A. Rakowski, Beth Ann Rainey, Peter E. Cottrell, Meikei Jeong and H. S. Philip Wo, 'High-Performance Symmetric-Gate and CMOS-Compatible Vt Asymmetric-Gate and CMOS-Compatible Vt Asymmetric-Gate FinFET Devices,' Tech. Dig. IEDM, p. 437-440, 2001
6 A. Svizhenko, M. P. Anantram, T. R. Govindan and B. Bieg, 'Two-Dimensional Quantum Mechanical Modeling of Nanotransistors,' J. Appl, Phys, vol. 91, no. 4, p. 2343-2354, 2002   DOI   ScienceOn
7 D. Hisamoto, Wen-chin Lee, Jakub Kedzierski, Hideki Takeuchi, Kazuya Asano, Charles Kuo, Erik Anderson, Tsu-Jae King, Jeffrey Bokor and Chenming Hu, 'FinFET-A Self-Aliged Double-Gate MOSFET Scalable to 20nm,' IEEE Trans. Electron Devices, vol. 47, p. 2320-2325, Dec. 2000   DOI   ScienceOn