Browse > Article

Design of Embedded Processor Architecture Applicable to Mobile Multimedia  

이호석 (한국전자통신연구원)
한진호 (한국전자통신연구)
배영환 (한국전자통신연구)
조한진 (한국전자통신연구원)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.41, no.5, 2004 , pp. 71-80 More about this Journal
Abstract
This paper describes embedded processor architecture design which is applicable to multimedia in mobile platform The main description is based on basic processor architecture and consideration about energy efficiency when used in mobile platform To design processor data path architecture (pipeline, branch prediction, multiple issue superscalar, function unit number) which is optimal to multimedia application and cache hierarchy and its structure, we have nut the simulation with variant architecture using MPEG4 test bench as multimedia application. We analyzed energy efficiency of architecture to check if it is applicable to mobile platform and decide basic processor architecture based on analysis result. The suggested basic processor architecture not only can be applied to mobile platform but also can be applied to basic processor architecture of configurable processor which is designed through automatic design environment.
Keywords
Processor; Multimedia; Embedded Processor; MPEG; Low Power;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Energy Dissipation In General Purpose Microprocessors September /
[ R.Gonzalez;M.Horowitz ] / Proceddings of the 28th Int. Symposium on computer Architecture
2 I. Kuroda and T. Nishitani, 'Multimedia Processors', Proceeding of the IEEE, Vol, 86, No.6, pp.1203-1221, June 1998   DOI   ScienceOn
3 M. Tremblay et al. 'VIS Speed New Media Processing', IEEE Micro, Vol.16, No.4, pp.10-20, August 1996   DOI   ScienceOn
4 S. J. E. Wilton and N. P. Jouppi, 'CACTI: An Enhanced Cache Access and Cycle Time Model', IEEE JSSC, Vol.32, No.5, pp.677-688, May 1996   DOI   ScienceOn
5 C.Hansen, 'Architecture of a Broadband Media Processor', Proceedings of COMPCON 1996, pp.334-340   DOI
6 'PrimeXsys Wireless Platform', http://www.arm.com
7 D. Folegnani and A. Gonzalez, 'Energy-Effective Issue Logic', Proceedings of the 28th Int. Symposium on Computer Architecture, June 2001   DOI
8 S. McFarling, 'Combining Branch Predictors', Tech. Note TN-36, DEC WRL, June 1993
9 R. Gonzalez and M. Horowitz, 'Energy Dissipation In General Purpose Microprocessors', IEEE JSSC, Vol.31, No.9, pp.1277-1284, September 1996   DOI   ScienceOn
10 G. S. Sohi and S. Vajapeyam, 'Instruction issue logic for high-performance interruptible pipelined processors', Proceedings of the 14th Annual Symposium on Computer Architecture, pp.27-34, June 1987   DOI
11 T. Austin et al, 'simplescalar: An Infrastructure for Computer System Modeling', IEEE Computer, Vol.35, No.2, pp.59-67, February 2002   DOI   ScienceOn
12 A. Peleg et al, 'Intel MMX for Multimedia PCs', Communication of The ACM, Vol.40, No.1, pp.25-38, January 1997   DOI   ScienceOn
13 'MIPS Extension for Digital Media with 3D', MIPS Technologies, Inc, March 1997
14 R. B. Lee, 'Sub-word Parallelism with MAX-2', IEEE Micro, Vol.16, No.4, pp.51-59, August 1996   DOI   ScienceOn
15 S. Park and et al, 'A MPEG-4 Video Codec Chip with Low Power Scheme for Mobile Application', International Conference On Circuits/Systems, Computers and Communications 2002, pp.1288-1291
16 P. Foley, 'The Mpact Media Processor Redefined the Multimedia PC', Proceedings of COMPCON 1996, pp.311-318   DOI
17 S. Ramamurthi, 'Multimedia Technologies on Terminals Based on the OMAP Platform', TI White Paper, June 2002
18 R. E. Gonzalez, 'Xtensa: A Configurable and Extensible Processor', IEEE Micro, Vol1.20, No.2, pp.60-70, April 2000   DOI   ScienceOn
19 T. Yeh and Y. N. Patt, 'A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History', Proceedings of the 20th International Symposium on Computer Architecture, pp.257-266, May 1993
20 K. M. Wilson and K. Olukotun, 'Designing High Bandwidth On-Chip Caches', Proceedings of the 24thInternational Symposium on Computer Architecture, June 1997