1 |
K. D. Boese, A. B. Kahng, 'Zero-Skew Clock Routing Trees With Minimum Wire Length', Proceedings of IEEE 5th International ASIC Conference, pp. 111-115, 1992
DOI
|
2 |
M. Edahiro, 'A Clustering-Based Optimization Algorithm in Zero-Skew Routings', Proceedings of ACM/IEEE Design Automation Conference. pp. 612-616. 1993
DOI
|
3 |
K. Ryoo, H. Shin, J. Chong, 'A New Clock Routing Algorithm Using Link-Edge Insertion for High Performance IC Design', IEICE Transaction on Fundamentals of Electronics Communication & Computer Sciences, Vol. E83-A, no.6, pp. 1115-22, 2000
|
4 |
M. A. B. Jackson, A. Sirinivasan and E. S. Kuh, 'Clock Routing for High-Performance ICs', Proceeding of 27th DAC, pp. 573-579, 1990
DOI
|
5 |
J. Cong, A. Kahng, G. Robins, 'Matching-Based Methods for High-Performance Clock Routing', Proceedings of IEEE Transactions on CAD, vol. 12, pp. 1157-1169, 1993
DOI
ScienceOn
|
6 |
A. Kahng, J. Cong and G. Robins, 'High-Performance Clock Routing Based on Recursive Geometric Matching', Proceeding of 28th DAC, pp. 322-327, 1991
DOI
|
7 |
H. S. Kim, D. Zhou, 'Efficient Implementation of a Planar Clock Routing with the Treatment of Obstacles', Proceedings of IEEE Transactions on CAD, vol. 19, pp. 1220-1225, 2000
DOI
ScienceOn
|
8 |
H. Sato, A. Onozawa and H. Matsuda, 'A Balanced-Mesh Clock Routing Technique using Circuit Partitioning', ED&TC, pp. 237-243, 1996
DOI
|
9 |
H. Sato, H. Matsuda and A. Onozawa, 'A Balanced-Mesh Clock Routing Technique for Performance Improvement', IEICE Transaction on Fundamentals, vol. E80-A, pp. 1489-1495, 1997
|