Browse > Article

Design and Analysis of Digital Circuit System Considering Power Distribution Networks  

Lee, Sang-Min (Division of Information Engineering And Telecommunication, Hallym Univ)
Moon, Gyu (Division of Information Engineering And Telecommunication, Hallym Univ)
Wee, Jae-Kyung (Division of electronic engineering, college of engineering, Soongsil Univ)
Publication Information
Abstract
This paper presents the channel analysis considering power distribution network(PDN) system of PCB. For achieve the target PDN system we proposed the useful design approach for acquiring the characteristic target of power distribution network in overall frequency ranges. The proposed method is based on the hierarchical approach related to frequency ranges and the path-based equivalent circuit model to consider the interference of the current paths between the decoupling capacitors and the board through it is a lumped model for fast and easy calculation, experimental results show that the proposed model is almost as precise as the numerical analysis. The analysis of PDN system shows that although the effective inductance of package dominatly affects the power noise and the signal transfer through data channel, the board PDNs also can not be neglected for achieving the accurate channel signaling. Therefore, we must design concurrently the chip, package, and board from the initial spec design of high speed digital system.
Keywords
LVDS PDN; PEEC; Signal integrity; PBEC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J.Kim, and M.Swaminathan, 'Modeling of irregular shaped power distribution planes using transmission matrix method,' IEEE Transactions on Advanced Packaging, Vol.24, no.3, pp.334-346, Aug, 2001   DOI   ScienceOn
2 Yong-Ju Kim, et al, 'A New Circuit Model for Power Plane Considering Decoupling Capacitance in Multi-Layer Digital Applications', IEEE proceeding on Electrical Performance of Electronic Packaging,(Monterey, CA), pp.187-190, Oct. 2002   DOI
3 D.Herrel and B.Becker, 'Modeling of power distribution system for high performance microprocessors,' IEEE Transactions on Advanced Packaging, vol.22, no.3, pp.240-248, Aug. 1999   DOI