An Efficient Diagnosis Algorithm for SRAM-Based FPGA Interconnects |
김용준
(연세대학교 전기전자공학과)
김지혜 (삼성전자 반도체총괄 시스템 LSI 사업) 전성훈 (연세대학교 전기전자공학) 강성호 (연세대학교 전기전자공학과) |
1 | Y. Kim, D. Song, Y. Shin, S. Chun, S. Kang, 'A New Maximal Diagnosis Algorithm for Bus-structured Systems,' Proc. of International Test Conference, 2003 DOI |
2 | The Programmable Logic Data Book 2002, Xilinx Inc., 2002 |
3 | H. Michinishi, T. Yokohira, T. Okamoto, 'A Test Methodology for Interconnect Structures of LUT-Based FPGAs,' Proc. of asian Test Sympoium, pp. 68-74, 1996 DOI |
4 | M. Renovell, J. M. Portal, J. Figueras, Y. Zorian, 'Testing The Configurable Interconnect/Logic Interface of SRAM-Based FPGAs,' Proc. International Conference On Design, Automation and Test in Europe, pp. 618-622, 1999 DOI |
5 | R. C. Seals, G. F. Whapshott, Programmable Logic: PLDs and FPGAs, McGraw-Hill, 1997 |
6 | V. Betz, J. Rose, A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999 |
7 | F. Lombardi, D.Ashen, X. Chen, W. K. Huang, 'Diagnosing Programmable Interconnect Systems for FPGAs, pp. 100-106, 1996 '' |
8 | C. Stroud, E. Lee, M. Abramovici, 'BIST Based Diagnostics of FPGA Logic Blocks,' Proc. Interational Test Conference, pp.539-547, 1997 DOI |
9 | M. Renovell, J. Figueras, Y. Zorian, 'Test of RABased FPGA: Methodology and Application to the Interconnect,' Proc. of VLSI Test Sympoium, pp. 230-237, 1997 DOI |
10 | W.K.Huang,X.T.Cheng,F.Lombardi, 'On th Diagnosis of Programmable Interconnect Systems: Theory and Application,' Proc. VLSI Test Symposium, pp. 204-209, 1996 DOI |
11 | S. J. Wang, C. N. Huang, 'Testing and Diagno is of Interconnect Structures in FPGAs,' Proc. of Asian Test Symposium, pp. 278-282, 1998 DOI |
12 | S. Mitra, P. P. Shirvani, E. J. McCluskey, 'Fault location in FPGA-Based Reconfigurable Systems,' Proc. IEEE International High Level Design Validation and Test Workshop, La Jolla, CA, Nov. 12-14, 1998 |
13 | M. B.Tahoori, S. Mitra, 'Automatic Configuration Generation for Interconnect Testing in Switch-Based FPGAs,' CRC TR 02-2, Stanford University, 2002 |
14 | I. G. Harria, R. Tessier, 'Interconnect Testing in Cluster-Based FPGA Architectures,' Proc. of design Automatin Conference, pp. 49-54, 2000 |
15 | M. Abramovici, C. Stroud, 'Bist-Based Detection and Diagnosis of Multiple Faults in FPGAs'. Proc. International Test Conference, 2000 DOI |
16 | J. C. M. Li, C. W.Tseng, and E. J. McCluskey, 'Testing for Resistive Opens and Stuck Opens,' Proc. of International Test Conference, 2001 DOI |
17 | M. Renovell, Y. Zorian, 'Different Experiments in Test Generation for XILINX FPGAs,' Proc. of International Test Conference, pp. 854-862, 2000 DOI |
18 | T. Inoue, S. Miyazaki, H. Fujiwara, 'Universal Fault Diagnosis for Lookup Table FPGAs,' IEEE Design and Test of Computers, pp. 39-44, January-March, 1998 DOI ScienceOn |
19 | M. B.Tahoori, S. Mitra, S.Toutounchi, E. J. McCluskey, 'Fault Grading FPGA Interconnect Test configurations,' Proc. of International Test Conference, pp. 608-617, 2002 DOI |
20 | Yinlei, Yu, Jian, Xu, Wei Kang, Huang, F. Lombardi, 'A Diagnosis Method for Interconnects in SRAM Based FPGAs,' Proc. of Asian Test Symposium, pp. 278-282, 1998 DOI |
21 | M. B.Tahoori, 'Diagnosis of Open Defects in FPGA Interconnect,' Proc. of IEEE International Conference on Field-Programmable Technology, pp. 328-331, 2002 |
22 | M. B.Tahoori, S. Mitra, 'Automatic Configuration Generation for FPGA Interconnect Testing,' Proc. of IEEE VLSI Test Symposium, 2003 |
23 | A. Doumar, H. Ito, 'Testing The Logic Cells and Interconnect Resources for FPGAs,' Proc. of 8th Asina Test Conference, pp. 369-374, 1999 DOI |
24 | D. Das, N. A.Touba, 'A Low Cost Approach for Detecting, Locating, and Avoiding Interconnect Faults in FPGA-Based Reconfigurable Systems', Proc. International Conference on VLSI Design, 1999 DOI |
25 | S.Toutounchi, A. Lai, 'FPGA Test and Coverage,' Proc. of International Test Conference, pp. 599-607, 2002 DOI |