1 |
J.-P. Colinge, Silicon-on-Insulator Technology : Materials to VLSI, Norwood, MA : Kluwer, 1997
|
2 |
J. B. Kuo and K.-W. Su, CMOS VLSI Engineering Silicon-on-Insulator (SOI), Norwell, MA : Kluwer, 1998
|
3 |
We neglect the term (xs+xd)/Leff
|
4 |
M. S. L. Lee, B. M. Tenbroek, W. Redman-White, J. Bensonm and M. J. Uren, 'A physically based compact model of partially depleted SOI MOSFETs for analog circuit simulation', IEEE J. Solid-State Circuits, Vol. 36, pp.110-121, 2001
DOI
ScienceOn
|
5 |
J. W. Sleight and R. Rios, 'A continuous compact MOSFET model for fully- and partially-depleted SOI devices', IEEE Trans. Electron Devices, Vol. 45, pp. 821-825, 1998
DOI
ScienceOn
|
6 |
N. D. Arora, R. Rios, and C. L. Huang, 'Modeling the polysilicon depletion effect and its impact on submicrometer CMOS circuit performance', IEEE Trans. Electron Devices, Vol. 42, pp. 935-943, 1995
DOI
ScienceOn
|
7 |
T. C. Hsiao, N. A. Kistler, J. C. S. Woo, 'Modeling the I-V characteristics of fully depleted submicronmeter SOI MOSFET's', IEEE Electron Devices Letter, Vol. 15, pp. 45-47, 1994
DOI
ScienceOn
|
8 |
S.-L. Jang, B.-R. Huang, and J.-J. Ju, 'A unified analytical fully depleted and partially depleted SOI MOSFET model', IEEE Trans. Electron Devices, Vol. 46, pp.1872-1876, 1999
DOI
ScienceOn
|
9 |
C. Hu, et al., 'BSIMSOI v2.1 MOSFET MODEL-User's Manual for BSIMDD2.1', Univ. California, Berkeley, Sept. 1999 (http : //www-device.eecs.berkeley.edu/~bsim soi)
|
10 |
Y. P. Tsividis, Operation and Modeling of the MOS Transistor, New York : McGraw-Hill, 1999
|
11 |
H.-J. Park, P. K. Ko, and C. Hu, 'A charge sheet capacitance model of short channel MOSFET's for SPICE', IEEE Trans. Computer-Aided Design, Vol. 10, pp. 376-389, 1991
DOI
ScienceOn
|
12 |
R. van Langevelde, F. M. Klaassen, 'An explicit surface-protential MOSFET model for circuit simulation', Solid-State Electron., vol. 44, pp. 409-418, 2000
DOI
ScienceOn
|
13 |
Y.-G. Chen, S.-Y. Ma, J. B. Kuo, Z. Yu, and R. W. Dutton, 'An analytical drain current model considering both electron and lattice temperatures simultaneously for deep submicron SOI NMOS devices with self-heating', IEEE Trans. Electron Devices, Vol. 42, pp.899-906, 1995
DOI
ScienceOn
|
14 |
M. Miura-Mattausch, H. J. Mattausch, N. D. Arora, and C. Y. Yang, 'MOSFET modeling gets physical', IEEE Circuits & Devices, Nov. pp. 29-36, 2001
DOI
|