Browse > Article

A New State Assignment Technique for Testing and Low Power  

Cho, Sang-Wook (Dept. of Computer Science & Engineering, Hanyang Univ)
Park, Sung-Ju (Dept. of Electrical Engineering Computer Science, Hanyang Univ)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.41, no.10, 2004 , pp. 9-16 More about this Journal
Abstract
The state assignment for a finite state machine greatly affects the delay, area, power dissipation, and testabilities of the sequential circuits. In order to improve the testabilities and power consumption, a new state assignment technique based on m-block partition is introduced in this paper. The algorithm minimizes the dependencies between groups of state variables are minimized and reduces switching activity by grouping the states depending on the state transition probability. In the sequel the length and number of feedback cycles are reduced with minimal switching activity on the state variables. Experiment shows significant improvement in testabilities and Power dissipation for benchmark circuits.
Keywords
scan design; low power design; state assignment; m-block partition; partition pairs;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. Villa et al., Synthesis of FSMs: Logic Optimization. New York: Kluwer Academic, 1997
2 Chiusano S, Corno F, Prinetto P, Rebaudengo M, Sonza Reorda M, 'Guaranteeing testability in re-encoding for low power,' Test Symposium (ATS '97) Proceedings, Sixth Asian, pp. 30-35, 1997
3 L.Benini and G. De. Micheli, 'State assignment for low power dissipation', IEEE Journal of Solid-State Circuits, vol. 30, March 1995   DOI   ScienceOn
4 R. K. Brayton, G. D. Hatchel, C. T. McMullen, and A. L. Sangiovanni - Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Norwell, MA: Kluwer Academic, 1984
5 Z. Kohavi, Switching and Finite Automata Theory, McGraw-Hill, 1978
6 E. Olson, S.M. Kang, 'Low-Power State Assignment for Finite State Machines,' in Proc. IEEE Intl. Workshop on Low Power Design, pp. 63-68, April 1995
7 V. Veeramachaneni, A. Tyagi, S. Rajgopal, 'Re-encoding for Low Power State Assignment of FSMs,' in Proc. IEEE Intl. Symposium on Low Power Design, pp. 173-178, April 1995   DOI
8 S Yang and M. J. Ciesielski, 'Optimum and Suboptimum Algorithms for Input Encoding and Its Relationship to Logic Minimization,' IEEE Trans. on CAD., Vol 10. No. 1. pp. 4-12, Jan. 1991   DOI   ScienceOn
9 K. T. Cheng, and V. D. Agrawal, 'Design of Sequential Machines for Efficient Test Generation,' in Proc. of ICCAD, pp, 358-361, 1989   DOI
10 G. De Micheli, 'Symbolic Design of Combinational Sequential Logic Circuits Implemented by Two-level Logic Macros,' IEEE TCAD, Vol. CAD-5, pp. 597-616, Oct. 1986
11 Xuejun Du, Gary Hachtel, Bill Lin, and A. Richard Newton, 'MUSE: A MUltilevel Symbolic Encoding Algorithm for State Assignment,' IEEE Trans on CAD., Vol. 10, NO. 1, pp. 28-38, January 1991   DOI   ScienceOn
12 P. Kalla and M. J. Ciesielski., 'A Comprehensive Approach to the Partial Scan Problem using Implicit State Enumeration,' Proc. Int'l. Test Conf., pp.651-657, Nov. 1998