Browse > Article

A Design Method of a Completion Signal Generation Circuit of Memory for Asynchronous System  

서준영 (충북대학교 정보통신공학과, 컴퓨터정보통신연구소)
이제훈 (충북대학교 정보통신공학과, 컴퓨터정보통신연구소)
조경록 (충북대학교 정보통신공학과 컴퓨터정보통신연구소)
Publication Information
Abstract
This paper presents a design method for an asynchronous memory with a completion signal generation circuit meeting D-I model. The proposed design method is to generates a completion signal with dummy cell and a completion signal generation circuit to indicate completion of the required read or write operation to the processor. Dividing a memory exponentially to consider delay of a bit-line and a memory cell makes memory operates as a D-I model with minimum addition of redundant circuit. The proposed memory partitioning algorithm that divides entire memory into the several partitions with a exponentially increased size reduces the memory access delay by 40% compared with a conventional partitioning method to the same size.
Keywords
Asynchronous memory; Self-Timed; Completion signal; Delay-insensitive;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Takamura et al., 'TITAC-2: A32-bit asynchronous microprocessor based on scalable-del ay-insensitive model', in Proc. ICCD'97, pp, 288-294, Oct. 1997   DOI
2 J. D Garside. S. Temple and R. Mehra., 'The AMULET2e cache system', in Proc. Advanced Research in Asynchronous Circuits and systems, pp. 208-217, Mar. 1996   DOI
3 Vincent Wing-Yun Sit, Chui-Sing Choy, and Cheong-Fat Chan., 'A four-phase handshaking asynchronous static RAM design for self-timed systems', IEEE J. Solid-State Circuits, vol. 34, pp. 90-96, Jan. 1999   DOI   ScienceOn
4 Seteve Furber, Principle of Asynchronous Circuit Design, Kluwer Academic Publishers, 2001
5 김석윤, VLSI 시스템 회로연결선의 모형화 및 해석, 시그마프레스, 1999
6 Betty Prince, SEMICONDUCTOR MEMORIES, John Wiley & Sons, 1991
7 A. J. Martin, A. Lines et al., 'The design of an asynchronous MIPS R3000 microprocessor', in Proc. Advanced Research in VLSI, pp. 164-181, Sep. 1997   DOI