1 |
A. Takamura et al., 'TITAC-2: A32-bit asynchronous microprocessor based on scalable-del ay-insensitive model', in Proc. ICCD'97, pp, 288-294, Oct. 1997
DOI
|
2 |
J. D Garside. S. Temple and R. Mehra., 'The AMULET2e cache system', in Proc. Advanced Research in Asynchronous Circuits and systems, pp. 208-217, Mar. 1996
DOI
|
3 |
Vincent Wing-Yun Sit, Chui-Sing Choy, and Cheong-Fat Chan., 'A four-phase handshaking asynchronous static RAM design for self-timed systems', IEEE J. Solid-State Circuits, vol. 34, pp. 90-96, Jan. 1999
DOI
ScienceOn
|
4 |
Seteve Furber, Principle of Asynchronous Circuit Design, Kluwer Academic Publishers, 2001
|
5 |
김석윤, VLSI 시스템 회로연결선의 모형화 및 해석, 시그마프레스, 1999
|
6 |
Betty Prince, SEMICONDUCTOR MEMORIES, John Wiley & Sons, 1991
|
7 |
A. J. Martin, A. Lines et al., 'The design of an asynchronous MIPS R3000 microprocessor', in Proc. Advanced Research in VLSI, pp. 164-181, Sep. 1997
DOI
|