Browse > Article

Design of an IFFT∪FFT processor with manipulated coefficients based on the statistics distribution for OFDM  

Choi, Won-Chul (Dept. of Computer and Communication Engineering, Chungbuk National University)
Lee, Hyun (Electronics and Telecommunications Research Institute)
Cho, Kyoung-Rok (Dept. of Computer and Communication Engineering, Chungbuk National University)
Publication Information
Abstract
In this paper, we propose an IFFT/FFT design method to minimize quantization error in IEEE 802.11a WLAN. In the proposed algorithm, the twiddle coefficient of IFFT/FFT processor is manipulated by the statistics distribution of the input data at each stage. We applies this algorithm to radix-2/$^2$ SDF architecture. Both IFFT and FFT processor shares the circuit blocks cause to the symmetric architecture. The maximum quantization error with the 10 bits length of the input and output data is 0.0021 in IFFT and FFT that has a self-loop structure with the proposed method. As a result, the proposed architecture saves 3bits for the data to keep the same resolution compared with the conventional method.
Keywords
FFT processor; IEEE 802.11a WLAN; OFDM;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 R.Van Nee and R. Prasad. OFDM for Wireless Multimedia Communication Artech House, pp. 33-50, 2000
2 S. He and M. Torkelson, 'Design and implementation of a 1024-point pipeline FFT processor', in IEEE Proc. Custom Integrated Circuits Conference, pp. 131-134, May 1998   DOI
3 S. M. Ross, Introduction to Probability and Statistics for Engineers and Scientists, Aca-demic, pp. 191-201, 2000
4 M. G. Strintzis, 'Floating point error analysis of two-dimensional, fast Fourier transform algorithms', IEEE Trans. Circuits and Systems, vol. 35, no. 1, pp. 112 -115, Jan. 1988   DOI   ScienceOn
5 E. Cetin, I. Kale and R. C. S. Morling, 'An extensible complex fast Fourier transform processor chip for real-time spectrum analysis and measurement', IEEE Trans. Instrumen-tation and Measurement, vol. 47, no. 1, pp. 95-99, Feb. 1998   DOI   ScienceOn
6 S. Johansson, S. He and P. Nilsson, 'Word length optimization of a pipelined FFT processor', 42nd Midwest Symposium Circuits and Systems 1999, vol. 1, pp. 50-503, 1999   DOI