1 |
이용섭, 곽철호, 김정범, '전류모드 다치논리 CMOS 회로를 이용한 전가산기 설계' 전자공학회 논문지ㅡ 제39권, SD편, 제1호, pp. 76-82, 2002년 1월
과학기술학회마을
|
2 |
K. Wayne Current, 'Current-Mode CMOS Multiple-Valued Logic Circuits' IEEE J. Solid-State Circuits, vol.29, No.2, pp. 95-107, Feb. 1994
DOI
ScienceOn
|
3 |
Shoji Kawahito, Michitaka Kameyama, Tatsuo Higuchi, and Haruyasu Yamada, 'A Multiplier Using Multiple-Valued MOS Current-Mode Circuits' IEEE J. Solid-State Circuits, vol.23, No.1, pp.124-132, Feb. 1988
DOI
ScienceOn
|
4 |
K. Wayne Current, 'Application fo quaternary logic to the design of a proposed discrete cosine transform chip' Int. J. Electronics, vol. 67, No.5, pp. 678-701, 1989
|
5 |
Masayuki Mizuno, Masakazu Yamashina, Koichiro Furuta, Hiroyuki Igura, Hitoshi Abiko, Kazuhiro Okabe, Atsuki Ono, and Hachiro Yamada 'A Ghz MOS Adaptive pipeline Technique Using MOS Current-Mode Logic' IEEE J. Solid-State Circuits, vol.31 , No:6, pp. 784-791, June 1996
DOI
ScienceOn
|
6 |
Gensuke Goto, Atsuki Inoue, Ryoichi Ohe, Shoichiro Kashiwakura, Shin Mitarai Tsuru, and Tetsuo Izawa, 'A 4.1-ns Compact Multiplier Utilizing Sign-Select Booth Encoders' IEEE J. Solid-State Circuits, vol.32, No.11, pp. 1676-1682, Nov. 1997
DOI
ScienceOn
|