1 |
Bakoglu, H.B., Circuits, Interconnections and Packaging for VLSI, Addison-Wesley, 1990
|
2 |
Burstein, M., Pelavin, R., 'Hierarchical Wire Routing,' IEEE Trans. on CAD., Vol. CAD-2, No. 4, pp. 223-234, 1983
DOI
ScienceOn
|
3 |
Chen, Z. and Koren, I., 'Crosstalk Minimization in Three-Layer HVH Channel Routing,' IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 38-42, Oct. 1997
DOI
|
4 |
Chen, H.H. and Wong, C.K., 'Wiring and Crosstalk Avoidance in Multi-chip Module Design,' Proc. Custom-Integrated Circuits Conf., pp. 28.6.1-28.6.4, May 1992
|
5 |
Gao, T. and Liu, C.L., 'Minimum Crosstalk Channel Routing,' IEEE Trans. Computer-Aided Design, Vol. 15, No. 5, May. 1996
DOI
ScienceOn
|
6 |
Jhang, K.S., Ha, S. and Jhon, C.S., 'COP : A Crosstalk Optimizer for Gridded Channel Routing,' IEEE Trans. Computer-Aided Design, Vol. 15, No. 4, pp. 424-429, Apr. 1996
DOI
ScienceOn
|
7 |
LP Solve, ftp://ftp.ics.ele.tue.nl
|
8 |
MOSIS, http://www.mosis.org
|
9 |
Deutsch, D.N., 'A Dogleg Channel Router,' Proc. Design Automation Conf., pp. 425-433, Jun. 1976
DOI
|
10 |
Parakh, P.N. and Brown, R.B., 'Crosstalk Constrained Global Route Embedding,' Proc. Int. Symp. Physical Design, pp. 201-206, Apr. 1999
DOI
|
11 |
Gao, T. and Liu, C.L., 'Minimum Crosstalk Switchbox Routing,' Proc. Int. Conf. Computer Aided Design, pp. 610-615, 1994
|
12 |
Sakurai, T. and Tamaru, K., 'Simple Formulas for Two-and Three-Dimensional Capacitances,' IEEE Trans. Electron Devices, Vol. ED-30, No. 2, pp. 183-185, Feb. 1983
DOI
ScienceOn
|
13 |
Thakur, S., Chao, K.Y. and Wong, D.F., 'An Optimal Algorithm for Minimizing Crosstalk for Three Layer VHV Channel Routing,' Proc. IEEE Intl. Symp. on Circuits and Systems, pp. 207-210, 1995
|
14 |
Ohtsuki, T., Layout Design and Verification, North-Holland, 1986
|
15 |
Onozawa, A., Chaudhary, K. and Kuh, E.S., 'Performance Driven Spacing Algorithms Using Attractive and Repulsive Constraints for Submicron LSI's,' IEEE Trans. Computer- Aided Design, Vol. 14, No. 6, pp. 707-719, Jun. 1995
DOI
ScienceOn
|
16 |
Xue, T. Huh, E.S. and Wang, D., 'Post Global Routing Corsstalk Synthesis,' IEEE Trans. Computer-Aided Design, Vol. 16, No. 12, pp. 1418-1430, Dec. 1997
DOI
ScienceOn
|
17 |
Saxena, P. and Liu, C.L., 'A Postprocessing Algorithm for Crosstalk-Driven Wire Perturbation,' IEEE Trans. Computer-Aided Design, Vol. 19, No. 6, pp. 691-702, Jun. 2000
DOI
ScienceOn
|
18 |
Vittal, A. and Marek-Sadowska, M., 'Crosstalk Reduction for VLSI,' IEEE Trans. Computer Aided Design, Vol. 16, No. 3, pp. 290-298, Mar. 1997
DOI
ScienceOn
|
19 |
Wang, D. and Kuh, E.S., 'A Performance driven MCM Router with Special Consideration of Crosstalk Reduction,' Proc. Design Automation and Test in Europe, pp. 466-470, 1998
DOI
|
20 |
Yoshimura, T. and Kuh, E.S., 'Efficient Algorithms for Channel Routing,' IEEE Trans. Computer-Aided Design, Vol. CAD-1, No. 1, pp. 25-35, Jan. 1982
DOI
ScienceOn
|
21 |
Zhou, H. and Wong, D.F., 'Crosstalk Constrained Maze Routing Based on Lagrangian Relaxation,' Proc. Int. Conf. Computer Design, pp. 628-633, 1997
DOI
|
22 |
Zhou, H. and Wong, D.F., 'Global Routing with Crosstalk Constraints,' IEEE Trans. Computer-Aided Design, Vol. 18, No. 11, pp. 1683-1688, Nov. 1999
DOI
ScienceOn
|