[KSCI] Korea Science Citation Index Service

A Low Power SDRAM Output Buffer with Minimized Power Line Noise and Feedthrough Current

Ryu, Jae-Hui (Dept. of Electronic and Electrical Engineering, Hongik University)

Publication Information

Journal of the Institute of Electronics Engineers of Korea SD / v.39, no.8, 2002 , pp. 42-45 More about this Journal

Abstract

A low power SDRAM output buffer with reduced power line noise and feedthrough current is presented. In multi I/O SDRAM output buffer, feedthrough current as well as the corresponding power dissipation are reduced utilizing proposed undershoot protection circuits. Ground bounce is minimized by the pull down driver using intelligent feedback scheme. Ground bounce noise is reduced by 66.3% and instantaneous and average power are reduced by 27.5% and 11.4%, respectively.

Keywords

Citations & Related Records

Reference

1	Thaddeus J. Gabara, Wilhelm C. Fischer, John Harrington, Willan W. Troutman, 'Forming Damped LRC Parasitic Circuits in Simultaneously Switched CMOS Output Buffers', IEEE J. of Solid state Circuit, Vol. 32, No. 3, March 1997 DOI ScienceOn
2	Neil H. E. Weste Kamran Eshraghian, 'Principles of CMOS VLSI Design', Second Edition, pp. 231-238, 1994
3	E. Chioffi, F. Malovberti, G. Marchesi, G. Torelli, 'High Speed Low-Switching Noise CMOS Memory Data Output Buffer', IEEE J. of Solid state Circuit, Vol. 29, No. 11, Nov. 1994 DOI ScienceOn

KSCI

A Low Power SDRAM Output Buffer with Minimized Power Line Noise and Feedthrough Current 최소화된 Power line noise와 Feedthrough current를 갖는 저 전력 SDRAM Output Buffer

A Low Power SDRAM Output Buffer with Minimized Power Line Noise and Feedthrough Current