1 |
'Simultaneous Switching Noise: Influence of Plane-Plane and Plane-Signal Trace Coupling,' IEEE Transactions on Components, Packaging, and Manufacturing Techology-Part B, VOL. 18, NO.3, Aug. 1995
|
2 |
Y. Yang and J. R. Brews, 'Design Trade-Offs for the Last Stage of an Unregulated, Long-Channel CMOS Off-Chip Driver with Simultaneous Switching Noise and Switching Time Considerations,' IEEE Transactions on Components, Packaging, and Manufacturing Technology-Part B, VOL. 19, NO. 3, Aug. 1996
DOI
ScienceOn
|
3 |
S. Jou, W. Cheng and Y. Lin, 'Simultaneous Switching Noise Analysis and Low Bouncing Buffer Design,' IEEE 1998 Custom Integrated Circuits Conference, 1998
DOI
|
4 |
A.J.Rainal, 'Computing Inductive Noise of Chip Packages,' AT & T BELL laboratories Technical Journal, pp. 177-195, Jan. 1984
|
5 |
J.D. Irwin, Basic Engineering Circuit Analysis, Prentice Hall International Editions, 1996
|
6 |
S. W. Song, M. Ismail, G. Moon, and D. Y. Kim, 'Accurate Modeling of Simultaneous Switching Noise in Low Voltage Digital VLSI,' IEEE International Symposium on Circuits and Systems, Orlando, USA, June, 1999
DOI
|
7 |
Yaghmour and J. Prince, 'Effect of Mutual Coupling Between Signal Tracesand Ground Planes on SSO Noise in Packages with Multiple Stacked Ground Planes,' 47th Electronic Components and Technology Conference, pp. 836-841, San Jose, California, May 18-21, 1997
DOI
|
8 |
C. Spurlin and D. Stein, 'EPIC Advance CMOS Logic Output Edge Control,' Texas Instruments Technical Journal, March-April 1989
|