1 |
J. Babb et al., Logic Emulation with Virtual Wires, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, June 1997
DOI
ScienceOn
|
2 |
SiliconExplorer Dasheet, Actel (http://www.actel.com), 2001
|
3 |
양세양, '시뮬레이션과 에뮬레이션의 결혼: 검증 위기의 새로운 희망,' 대한전자공학회 CAD및 VLSI연구회 신진박사논문발표 및 종합학술대회 발표논문집, 2000
|
4 |
G. Ganapathy, et al, 'Hardware Emulation for Functional Verification of K5,' Proceeding of 33rd Design Automation Conference, June 1996
DOI
|
5 |
Accelerating Functional Closure Using Solidify and Hardware Emulation, Whitepaper, Averant Inc.(http://www.averant.com)
|
6 |
Certify Datasheet, Synplicity(http://www.synplify.com), 2000
|
7 |
N. Kim et al, 'Virtual Chip: Making Functional Models Work on Real Target Systems,' Proceedings of 35th Design Automation Conference, June 1998
|
8 |
Seiyang Yang, 'Probing Apparatus and Probing Method Using the Same, and Mixed Emulation/Simulation Based on It, US Patent Pending, 1999
|
9 |
ANSI/IEEE Std 1149.1-1990 Standard Test Acces Port and Boundary-Scan Architecture (included IEEE Std 1149.1a-1993, IEEE Std 1149.1b-1994), IEEE Standards, Piscataway, N.J., USA
|
10 |
Virtex-II Platform FPGA Datasheet, Xilinx(http://www.xilinx.com)
|
11 |
ChipScope Datasheet, Xilinx (http://www.xilinx.com), 2001
|
12 |
Excalibur SOPC FPGA Datasheet, Altera (http://www.altera.com), 2000
|
13 |
SignalTap Embedded Logic Analyzer Datasheet, Altera (http://www.altera.com), 2001
|