Browse > Article

Fault Diagnosis Algorithm for Dual Port Memories  

Park, Han-Won (Dept.of Electric Electronics Engineering, Yonsei University)
Gang, Seong-Ho (Dept.of Electric Electronics Engineering, Yonsei University)
Publication Information
Abstract
As dual port RAMs are widely used in the various applications, the need for an efficient algorithm to diagnose faults in dual port RAMs is increased. In this paper we propose an efficient algorithm that can diagnose all kinds of faults in dual port RAMs. In addition, the new algorithm can distinguish various fault models and locate the position related to each fault. Using the new algorithm, fault diagnosis for dual port RAMs can be performed efficiently and the performance evaluation with previous approaches proves the efficiency of the new algorithm.
Keywords
dual Port memory; fault model; fault diagnosis;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. Matsumura, 'An efficient test method for embedded mult-port RAM with BIST circuitry,' Memory Technology, Design and Testing, 1995., Records of the 1995 IEEE International Workshop on, 1995, Page(s): 62-67
2 M.F. Chang, W.K. Fuchs, J.H. Patel, 'Diagnosis and repair of memory with coupling faults,' computers, IEEE Transactions on, volume38, No.4, April 1989, Page(s): 493-500   DOI   ScienceOn
3 A.J. van de Goor, S. Hamdioui, 'Fault models and tests for two-port memories,' VLSI Test Symposium, 1998. Proceedings. 16th IEEE, 1998, Page(s): 401-410   DOI
4 J. Zhao, S. Irrinki, M. Puri, F. Lombardi, 'Detection of inter-port faults in multi-port static RAMs,' VLSI Test Symposium, 2000. Proceedings. 18th IEEE, 2000, Page(s): 297-302   DOI
5 Lin Shen, B.F. Cockburn, 'An optimal march test for locating faults in DRAMs,' Memory Testing, 1993., Records of the 1993 IEEE International Workshop on, 1993, Page(s): 61-66   DOI
6 Chin Tsung Mo, Chung Len Lee, Wen Ching Wu, 'A self-diagnostic BIST memory design scheme,' Memory Technology, Design and Testing, 1994., Records of the IEEE International Workshop on, 1994, Page(s): 7-9   DOI
7 A.J. van de Goor, Testing Semiconductor Memories: Theory and practice, J. Wiley & Sons, 1991
8 C.F. Wu, C.T. Huang, 'Error catch and analysis for semiconductor memories using march tests,' Computer-Aided Design, 2000. ICCAD 2000. Digest of Technical Papers, 2000 IEEE/ACM International Conference on, 2000, Page(s): 468-471   DOI
9 T.J. Bergfeld, D. Niggemeyer, E.M. Rudnick, 'Diagnostic testing of embedded memories using BIST,' Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, 2000, Page(s): 305-309   DOI
10 S. Harndioui, A.J. Van De Goor, 'Address decoder faults and their tests for two-port memories,' Memory Technology, Design and Testing, 1998. Proceedings. International Workshop on, 1998, Page(s): 97-103   DOI
11 M. Azimane, A.L. Ruiz, 'New short and efficient algorithm for testing random-access memories,' Electronics, Circuits and Systems, 1998 IEEE International Conference on, Volume: 1, 1998, Page(s): 541-544   DOI
12 J. Otterstedt, D. Niggemeyer, T.W. Williams, 'Detection of CMOS address decoder open faults with March and pseudo random memory tests,' Test Conference, 1998. Proceedings., International, 1998, Page(s): 53-62   DOI
13 Chih-tsun Huang, Jing-Reng Huang, 'A programmable built-in self-test core for embedded memories,' Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and Soth Pacific, 2000, Page(s): 11-12   DOI
14 V. Kim, T. Chen, 'Assessing defect coverge of memory testing algorithms,' VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on, 1999, Page(s): 340-341   DOI
15 Sying-Jyan Wang, Chen-Jung Wei, 'Efficient built-in self-test algorithm for memory,' Asian Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth, 2000, Page(s): 66-70   DOI
16 H. Yokoyama, H. Tamamoto, Wen Xiaoqing, 'Built-in random testing for dual-port RAMs,' Memory Technology, Design and Testing, 1994., Records of the IEEE International Workshop on, 1994, Page(s): 2-6   DOI