1 |
O.L .MacSorley, 'High speed arithmetic in binary computers,' Proc. IRE, Jan. 1961
DOI
ScienceOn
|
2 |
H. Sam and A. Gupta, 'A generalized Multibit Coding of Twos Complement Binary Numbers and Its Proof with Application in Multiplier Implementation,' IEEE Trans. Computers, Vol. 39, No. 8, Aug. 1990
DOI
ScienceOn
|
3 |
S. Vassiliadis, E. M. Schwarz, and D. J. Hanrahan, 'A general proof for overlapped multiple-bit scanning multiplications,' IEEE Trans. Comput., Feb. 1989
DOI
ScienceOn
|
4 |
M.T. Sun, T.C. Chen, A.M. Gottlieb, 'VLSI implementation of a discrete cosine transform', IEEE Trans. Circuits Syst., Vol. 35, No. 4, pp. 610-617, Apr. 1989
DOI
ScienceOn
|
5 |
Stanley A White, 'Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review,' IEEE ASSP Magazine, July, 1989
DOI
ScienceOn
|
6 |
J. R. Choi, 'A 400 Mpixels/sec IDCT for HDTV by Multibit Coding and Group Symmetry,' IEEE International Solid State Circuits Conference, San Francisco, Feb. 1997
DOI
|
7 |
A. Habibi and P.A. Wintz, 'Fast multipliers,' IEEE Trns. Comput., pp. 153-157, Feb. 1970
DOI
ScienceOn
|
8 |
C.S. Wallace, 'A suggestion for a fast multiplier,' IEEE Trans. Electron. Compu., Feb. 1964
DOI
ScienceOn
|
9 |
A. Gupta, 'A 50 ns 16 16 bit 2s Complement parallel multiplier,' proc. ISELDECS, pp. 747-749, 1987
|
10 |
B. Parhami, Computer Arithmatic, Algorithms and Hardware Designs, New York: Oxford Unviersity Press, 2000
|
11 |
K. Hwang, Computer Arithmetic Principles, Architecture and Design, New York: wiley, 1979
|
12 |
A.D. Booth, 'A signed binary multiplication tehnique,' Quarterly J. Mechan. Appl. Math., Vol. IV, part 2, 1951
DOI
|
13 |
IEEE Std 1180-1990 'EEE Standard Specifications for the Implementations of 8x8 Inverse Discrete Cosine Transform,' Dec 6. 1990
|
14 |
K. Rao and P. Yip, Discrete Cosine Transform Academic press. 1990
|