Browse > Article

New DSP Instructions and their Hardware Architecture for the Viterbi Decoding Algorithm  

Lee, Jae-Sung (ETRI)
Sunwoo, Myung-Hoon (School of Electrical and Computer Eng., Ajou Univ.)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.39, no.11, 2002 , pp. 53-61 More about this Journal
Abstract
This paper proposes new DSP instructions and their architecture which efficiently implements the Viterbi decoding algorithm. The proposed architecture, supporting typical signal processing functions as in existing DSP chips, consists of an array of operational units and data path structures adequate to the Viterbi algorithm. While existing DSP chips perform Viterbi decoding at the rate of about several dozen kbps, the proposed architecutre can give the rate of 6.25 Mbps on 100 MHz DSP chips, which is nearly the same performance as that of custom-designed Viterbi processors. Therefore, the architecture can meet the standard of IMT-2000 having the 2Mbps data rate.
Keywords
Viterbi; DSP;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Kubota, S. Kato, and T. Ishitani, 'Novel Viterbi decoder VLSI implementation and its performance,' IEEE Trans. Commun., Vol. 41, pp. 1170-1178, Aug. 1993   DOI   ScienceOn
2 M. A. Chishtie, 'Viterbi implementation on the TMS320C5x for V.32 modems,' Texas Instruments Inc., Dallas, TX, Rep. SPRA099, Apr. 1996
3 D. Taipale, 'Implementing Viterbi decoders using the VSL instruction on DSP families DSP56300 and DSP56600,' Motorola Inc., Denver, CO, Tech. Doc. APR40/D, May 1998
4 Texas Instruments Inc., TMS320C55 DSP Programmer's Guide, 2000
5 O. B. Sheva, W. Gideon, and B. Eran. (1999). The OakDSPCore's Viterbi accelerator speeds up digital communications. Smartcores Articles. [Online]. Available: http://www.dspg.com
6 M. Boo, F. Arguello, J. D. Bruguera, R. Doallo, and E. L. Zapata, 'High-performance VLSI architecture for the Viterbi algorithm,' IEEE Trans. Commun., Vol. 45, pp. 168-176, Feb. 1997   DOI   ScienceOn
7 H. D. Lin and D. G. Messerschmitt, 'Parallel Viterbi decoding methods for uncontrollable and controllable sources,' IEEE Trans. Commun., Vol. 41, pp. 62-69, Jan. 1993   DOI   ScienceOn
8 S. B. Wicker, Error Control Systems for Digital Communication and Storage. Engle wood Cliffs, NJ: Prentice-Hall, 1995
9 C. B. Shung, H.-D. Lin, R. Cypher, P. H. Siegel, and H. K. Thapar, 'Area-efficient architectures for the Viterbi algorithm. I. Theory,' IEEE Trans. Commun., Vol. 41, pp.636-643, Apr. 1993   DOI   ScienceOn
10 K. S. Ahmad, M. M. Saqib, and S. Ahmed, 'Parallel Viterbi algorithm for a VLIW DSP,' in Proc. Int. Conf. Acoust., Speech and Signal Processing (ICASSP), Vol. 3, 2000, pp. 1555-1558   DOI
11 M. Hara, T. Yoshinaka, Y. Sugizaki, and S. Ohura, 'A high speed viterbi decoder using path limited PRML method and its application to 1/2 inch HD full bit rate digital VCR,' IEEE Trans. Consumer Electron, Vol. 47, pp. 80-86, Feb. 2001   DOI   ScienceOn
12 K. Guixia and Z. Ping, 'The implementation of Viterbi decoder on TMS320C6201 DSP in W-CDMA system,' in Proc. Int. Conf. Commun. Tech. (ICCT), Vol. 2, 2000, pp. 1693-1696
13 L. Inkyu and J. Sonntag, 'A new architecture for the fast Viterbi algorithm,' in Proc. Global Telecommun Conf. (Globecomm) , Vol. 3, 2000, pp. 1664-1668   DOI
14 선우 명훈, 이 재성, '프로그래머블 프로세서에서의 비터비 디코딩 연산방법 및 그 연산방법을 실행하기 위한 연산회로,' 출원번호 제 10-2001-0043712호
15 Y. Chang, H. Suzuki, and K. Parhi, 'A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder,' IEEE J. Solid-State Circuits, Vol. 35, pp. 826-834, June 2000   DOI   ScienceOn
16 A. Gupte, M. Mehendale, R. Ramamritham, and D. Nair, 'Performance considerations in embedded DSP based system-on-a-chip designs,' in Proc. 17th Int. Conf. VLSI Design, 2001, pp. 36-41   DOI
17 J. Glossner, J. Moreno, M. Moudgill, J. Derby, E. Hokenek, D. Meltzer, U. Shvadron, and M. Ware, 'Trends in compilable DSP Architecture,' in Proc. Workshop on SiGNAL Processing Systems (SiPS), 2000, pp, 181-199   DOI
18 J. Eyre and J. Bier, 'DSP processors hit the mainstream' IEEE Trans. Comput., Vol. 31, pp. 51-59, Aug. 1998   DOI   ScienceOn