1 |
Jeffery C. Gealow, Frederick p. Herrmann, Lawrence T. Hsu, and Charles G. Sodini, 'System Design for Pixel-parallel Image Processing', IEEE Trans. on VLSI systems, pp. 32-41, Mar. 1996
DOI
ScienceOn
|
2 |
F. P. Herrmann and C. G. Sodini, 'A 256-element Associative Parallel Processing.' in Symp, VLSI Circuits : Dig. Tech. Papers, pp. 99-100, June 1994
|
3 |
F. P. Herrmann and C. G. Sodini, 'A Dynamic Associative Processor for Machine Vision Applications.' IEEE Micro, Vol. 12, No.3, pp. 31-41, June 1992
DOI
ScienceOn
|
4 |
조화현, 최절호, 권병헌, 최명렬, '실시간 처리를 위한 콘트라스트 조정기법,' 한국정보처리학회논문지 제7권 제6호, pp. 1988-1995, June. 2000
과학기술학회마을
|
5 |
Jonathan Rose, Abbas El Gamal, and Alberto Sangiovanni-Vincentelli, 'Architecture of Field-Programmable Gate Arrays,' Proc. of the IEEE, Vol. 81, No.7, pp. 1013-1029, July 1993
DOI
ScienceOn
|
6 |
Xilinx, 'The Programmable Logic Data Book,' 1994
|
7 |
D. Bursky, 'Programmable Array Mix FPGA and ASIC Blocks,' Electronic Design, pp. 69-74, Oct. 14. 1996
|
8 |
Dinesh Bhatia, 'Field Programmable Gate Arrays - a Cheaper Way of Customizing Product Prototypes.' IEEE Potentials, 1994
DOI
ScienceOn
|