Browse > Article

Low-Power H.264 Decoder Design for Digital Multimedia Broadcasting  

Lee, Seong-Soo (School of Electronic Engineering, Soongsil University)
Lee, Won-Cheol (School of Electronic Engineering, Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea TC / v.44, no.1, 2007 , pp. 62-68 More about this Journal
Abstract
H.264 video compression in digital multimedia broadcasting (DMB) shows significantly high compression ratio over conventional algorithms, while its required hardware cost and power consumption are also $3{\sim}5$ times larger. Consequently, low-hardware-cost and low-power H.264 decoder SoC is essential for commercial digital multimedia broadcasting terminals. This paper describes low-power design and implementation of core blocks in H.264 decoder SoC.
Keywords
H.264; SoC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, and Liang-Gee Chen, 'Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder', IEEE Trans. Circuit and System for Video Technology, vol. 13, no. 3, Mar., 2005   DOI   ScienceOn
2 Joint Video Team, Draft ITU-T Recommen- dation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003
3 A. Chandrakasan and R. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, 1995
4 Iain E.G. Richardson 'H.264 and MPEG-4 Video Compression, Video Coding for Next-Generation Multimedia', WILEY, 2003